mirror of https://github.com/openXC7/prjxray.git
30 lines
1.0 KiB
Tcl
30 lines
1.0 KiB
Tcl
create_project -force -part $::env(XRAY_PART) design design
|
|
read_verilog top.v
|
|
synth_design -top top
|
|
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_00) IOSTANDARD LVCMOS33" [get_ports clk]
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_01) IOSTANDARD LVCMOS33" [get_ports stb]
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_02) IOSTANDARD LVCMOS33" [get_ports di]
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_03) IOSTANDARD LVCMOS33" [get_ports do]
|
|
|
|
create_pblock roi
|
|
set_property EXCLUDE_PLACEMENT 1 [get_pblocks roi]
|
|
add_cells_to_pblock [get_pblocks roi] [get_cells roi]
|
|
# Need to go outside
|
|
# SLICE_X12Y100:SLICE_X27Y149
|
|
# resize_pblock [get_pblocks roi] -add "$::env(XRAY_ROI)"
|
|
resize_pblock [get_pblocks roi] -add "SLICE_X6Y100:SLICE_X27Y149"
|
|
|
|
set_property CFGBVS VCCO [current_design]
|
|
set_property CONFIG_VOLTAGE 3.3 [current_design]
|
|
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
|
|
|
|
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_IBUF]
|
|
|
|
place_design
|
|
route_design
|
|
|
|
write_checkpoint -force design.dcp
|
|
write_bitstream -force design.bit
|
|
|