luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/fuzzers/018-clbram
History
John McMaster 408e1f961c 018-clbram: add README info 
Signed-off-by: John McMaster <JohnDMcMaster@gmail.com>
 		2017-12-20 23:28:33 +01:00
..
.gitignore clbram fuzzer main bits. Some disabled due to automated ambiguity 2017-12-20 22:46:39 +01:00
Makefile clbram fuzzer WIP 2017-12-20 22:46:39 +01:00
README.txt 018-clbram: add README info 2017-12-20 23:28:33 +01:00
generate.py 018-clbram: clean up to solve remaining bits 2017-12-20 23:28:33 +01:00
generate.sh fuzzers: use env vars to refer to tools (continued) 2017-12-20 22:46:39 +01:00
generate.tcl clbram fuzzer WIP 2017-12-20 22:46:39 +01:00
top.py 018-clbram: clean up to solve remaining bits 2017-12-20 23:28:33 +01:00

README.txt 

Solves SLICEM specific bits:
-Shift register LUT (SRL)
-Memory size
-RAM vs LUT
-Related muxes

CLB.SLICE_X0.ALUT.RAM 31_16
CLB.SLICE_X0.ALUT.SMALL 00_04
CLB.SLICE_X0.ALUT.SRL 30_16
CLB.SLICE_X0.BLUT.RAM 31_17
CLB.SLICE_X0.BLUT.SMALL 00_24
CLB.SLICE_X0.BLUT.SRL 30_17
CLB.SLICE_X0.CLUT.RAM 31_46
CLB.SLICE_X0.CLUT.SMALL 00_28
CLB.SLICE_X0.CLUT.SRL 30_46
CLB.SLICE_X0.DLUT.RAM 31_47
CLB.SLICE_X0.DLUT.SMALL 01_59
CLB.SLICE_X0.DLUT.SRL 30_47
CLB.SLICE_X0.WA7USED 00_40
CLB.SLICE_X0.WA8USED 01_27
CLB.SLICE_X0.WEMUX.CE 01_23