prjxray/minitests/litex/uart_ddr/arty/src.yosys/synth.ys

3 lines
60 B
Plaintext

read_verilog ../generated/top.v
synth_xilinx -edif top.edif