luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/minitests/lvb_long_mux
History
Rick Altherr 4f74941fcd Avoid combined flags in bitread invocations. 
Combined flags (i.e. -zy) are not universally supported.  Switch to
individual flags (-z -y) in existing scripts to prepare for move to
gflags.

Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
 		2017-12-20 22:46:39 +01:00
..
.gitignore Add lvb_long_mux minitest 2017-12-20 22:46:39 +01:00
README Add README files for minitests 2017-12-20 22:46:39 +01:00
runme.sh Avoid combined flags in bitread invocations. 2017-12-20 22:46:39 +01:00
runme.tcl Add lvb_long_mux minitest 2017-12-20 22:46:39 +01:00
top.v Add lvb_long_mux minitest 2017-12-20 22:46:39 +01:00

README 

A small example for the bidirectional buffers that connect long lines. The configuration
bit (00_45 for LVB_L12<-->LVB_L12) confiures the direction of the buffer.

Probably only works for with the Artix 7 settings because contains
hardcoded slice addresses.

Expected output is something like this:


	$ python3 ../../utils/segprint.py design_a.bits INT_L_X12Y132 INT_L_X14Y132 INT_L_X16Y132

	seg SEG_CLBLL_L_X12Y132
	bit 00_45

	seg SEG_CLBLL_L_X14Y132

	seg SEG_CLBLL_L_X16Y132
	bit 00_45


	$ python3 ../../utils/segprint.py design_b.bits INT_L_X12Y132 INT_L_X14Y132 INT_L_X16Y132

	seg SEG_CLBLL_L_X12Y132

	seg SEG_CLBLL_L_X14Y132
	bit 00_45

	seg SEG_CLBLL_L_X16Y132