luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/fuzzers/071-ppips/top.v

4 lines
56 B
Verilog
Raw Blame History

module top(input a, output y);
assign y = a;
endmodule
Reference in New Issue View Git Blame Copy Permalink