prjxray/minitests/litex_litedram/src.yosys/synth.ys

4 lines
91 B
Plaintext

read_verilog ./verilog/top.v
read_verilog ./verilog/VexRiscv.v
synth_xilinx -edif top.edif