prjxray/fuzzers/007-timing/bel/top.v

6 lines
64 B
Verilog

module top(input di, output do);
assign do = di;
endmodule