This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
prjxray
mirror of
https://github.com/openXC7/prjxray.git
Watch
1
Star
0
Fork
You've already forked prjxray
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
222eefcece
prjxray
/
fuzzers
/
007-timing
/
bel
/
top.v
6 lines
64 B
Verilog
Raw
Blame
History
module
top
(
input
di
,
output
do
)
;
assign
do
=
di
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink