luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/minitests/tiles_wires_pips/top.v

4 lines
57 B
Verilog
Raw Permalink Blame History

module top (input i, output o);
assign o = i;
endmodule
Reference in New Issue View Git Blame Copy Permalink