luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/fuzzers/007-timing/bel/top.v

6 lines
64 B
Verilog
Raw Permalink Blame History

module top(input di, output do);
assign do = di;
endmodule
Reference in New Issue View Git Blame Copy Permalink