luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Added dumping of PPIPs for Zynq PS7 tiles and interconnects. 

Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
This commit is contained in:
Maciej Kurc 2019-12-12 09:57:41 +01:00
parent 332f020dda
commit ef8d405bdb
1 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
fuzzers/071-ppips/generate.tcl
View File

@ -119,6 +119,26 @@ proc write_ioi_ppips_db {filename tile} {
close $fp
}
proc write_pss_ppips_db {filename tile} {
if {[llength $tile] != 0} {
set fp [open $filename "w"]
set tile [get_tiles $tile]
set tile_type [get_property TILE_TYPE $tile]
# Skip bi-directional PIPs as they represent hard-wired PS7 connections
# and are not routable.
foreach pip [get_pips -of_objects $tile -filter "IS_DIRECTIONAL == 1"] {
set dst_wire [get_wires -downhill -of_objects $pip]
if {[get_pips -uphill -of_objects [get_nodes -of_objects $dst_wire]] == $pip} {
set src_wire [get_wires -uphill -of_objects $pip]
puts $fp "${tile_type}.[regsub {.*/} $dst_wire ""].[regsub {.*/} $src_wire ""] always"
}
}
close $fp
}
}
foreach tile_type {CLBLM_L CLBLM_R CLBLL_L CLBLL_R} {
set tiles [get_tiles -filter "TILE_TYPE == $tile_type"]
if {[llength $tiles] != 0} {
@ -167,3 +187,11 @@ foreach tile_type {BRAM_L BRAM_R} {
write_bram_ppips_db "ppips_[string tolower $tile_type].db" $tile
}
}
foreach tile_type {PSS0 PSS1 PSS2 PSS3 PSS4 INT_INTERFACE_PSS_L} {
set tiles [get_tiles -filter "TILE_TYPE == $tile_type"]
if {[llength $tiles] != 0} {
set tile [lindex $tiles 0]
write_pss_ppips_db "ppips_[string tolower $tile_type].db" $tile
}
}