luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #649 from litghost/fix_hrow_pips_on_zync 

Limit target pips on zync to avoid unsolvable bits.
This commit is contained in:
litghost 2019-02-13 21:09:10 -08:00 committed by GitHub
parent 77baa66e2b bd42b809a4
commit e7749f1065
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 29 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
fuzzers/041-clk-hrow-pips/Makefile
View File

@ -1,7 +1,15 @@
export FUZDIR=$(shell pwd)
PIP_TYPE?=clk_hrow
PIPLIST_TCL=$(FUZDIR)/clk_hrow_pip_list.tcl
MAKETODO_FLAGS=--no-l --pip-type clk_hrow_bot --seg-type clk_hrow_bot --re "[^\.]+\.CLK_HROW_CK_MUX_OUT_"
ifeq (${XRAY_PART}, xc7z010clg400-1)
# xc7z010clg400-1 is missing some side clock connections, so these bits cannot
# be documented.
TODO_RE="[^\.]+\.CLK_HROW_CK_MUX_OUT_[LR][0-9]+\.CLK_HROW_.*[KR_][0-9]+"
else
TODO_RE="[^\.]+\.CLK_HROW_CK_MUX_OUT_"
endif
MAKETODO_FLAGS=--no-l --pip-type clk_hrow_bot --seg-type clk_hrow_bot --re $(TODO_RE)
N = 50
# These PIPs all appear to be either a 1 bit solutions.

20
fuzzers/041-clk-hrow-pips/top.py
View File

@ -255,9 +255,11 @@ module top();
c5=pll_clocks[5],
))
gclks = []
for site in sorted(gen_sites("BUFGCTRL"),
key=util.create_xy_fun('BUFGCTRL_')):
wire_name = 'clk_{}'.format(site)
gclks.append(wire_name)
if not mmcm_pll_only:
clock_sources.add_clock_source(wire_name, 'ANY')
@ -274,12 +276,14 @@ module top();
wire_name=wire_name,
))
any_bufhce = False
for tile_name, sites in gen_bufhce_sites():
for site in sites:
wire_name = clock_sources.get_random_source(site_to_cmt[site])
if wire_name is None:
continue
any_bufhce = True
print(
"""
(* KEEP, DONT_TOUCH, LOC = "{site}" *)
@ -291,6 +295,22 @@ module top();
wire_name=wire_name,
))
if not any_bufhce:
for tile_name, sites in gen_bufhce_sites():
for site in sites:
print(
"""
(* KEEP, DONT_TOUCH, LOC = "{site}" *)
BUFHCE buf_{site} (
.I({wire_name})
);
""".format(
site=site,
wire_name=gclks[0],
))
break
break
print("endmodule")