luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add some comments to 015-clbnffmux/016-clbnoutmux generate.py 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
This commit is contained in:
Clifford Wolf 2017-12-09 02:12:58 +01:00 committed by Tim 'mithro' Ansell
parent 44d8e564b3
commit d4500f3587
2 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
fuzzers/015-clbnffmux/generate.py
View File

@ -35,9 +35,11 @@ for l in f:
O6 1
'''
# if location not included in cache yet: start with assuming all four MUXes are unused.
if loc not in cache:
cache[loc] = set("ABCD")
# rewrite name of F78 source net: MUXes A and C have an F7 input, MUX B has an F8 input
if src == "F78":
if which in "AC":
src = "F7"
@ -46,13 +48,18 @@ for l in f:
else:
assert 0
# rewrite name of AX source net: It's actually AX, BX, CX, or DX
if src == "AX":
src = which + "X"
# add the 1-tag for this connection
tag = "%sFF.DMUX.%s" % (which, src)
segmk.addtag(loc, tag, 1)
# remove this MUX from the cache, preventing generation of 0-tags for this MUX
cache[loc].remove(which)
# create 0-tags for all sources on the remaining (unused) MUXes
for loc, muxes in cache.items():
for which in muxes:
for src in "F7 F8 CY O5 AX XOR O6".split():
@ -62,6 +69,7 @@ for loc, muxes in cache.items():
tag = "%sFF.DMUX.%s" % (which, src)
segmk.addtag(loc, tag, 0)
# we know that all bits for those MUXes are in frames 30 and 31, so filter all other bits
def bitfilter(frame_idx, bit_idx):
assert os.getenv("XRAY_DATABASE") == "artix7"
return frame_idx in [30, 31]

11
fuzzers/016-clbnoutmux/generate.py
View File

@ -35,9 +35,11 @@ for l in f:
B5Q 1
'''
# if location not included in cache yet: start with assuming all four MUXes are unused.
if loc not in cache:
cache[loc] = set("ABCD")
# rewrite name of F78 source net: MUXes A and C have an F7 input, MUX B has an F8 input
if src == "F78":
if which in "AC":
src = "F7"
@ -46,13 +48,18 @@ for l in f:
else:
assert 0
# rewrite name of B5Q source net: It's actually A5Q, B5Q, C5Q, or D5Q
if src == "B5Q":
src = which + "5Q"
# add the 1-tag for this connection
tag = "%sMUX.%s" % (which, src)
segmk.addtag(loc, tag, 1)
# remove this MUX from the cache, preventing generation of 0-tags for this MUX
cache[loc].remove(which)
# create 0-tags for all sources on the remaining (unused) MUXes
for loc, muxes in cache.items():
for which in muxes:
for src in "F7 F8 CY O5 XOR O6 5Q".split():
@ -65,6 +72,9 @@ for loc, muxes in cache.items():
def bitfilter(frame_idx, bit_idx):
assert os.getenv("XRAY_DATABASE") == "artix7"
# locations of A5MA, B5MA, C5MA, D5MA bits. because of the way we generate specimens
# in this fuzzer we get some aliasing with those bits, so we have to manually exclude
# them. (Maybe FIXME: read the bit locations from the database files)
if (frame_idx, bit_idx) in [
(30, 55), (31, 55), # D5MA
(31, 44), (31, 45), # C5MA
@ -72,6 +82,7 @@ def bitfilter(frame_idx, bit_idx):
(30, 9), (31, 8), # A5MA
]: return False
# we know that all bits for those MUXes are in frames 30 and 31, so filter all other bits
return frame_idx in [30, 31]
segmk.compile(bitfilter=bitfilter)