mirror of https://github.com/openXC7/prjxray.git
Make n5FFMUX match Vivado GUI.
CLBLL_L.SLICEL_X0.D5FF.MUX.A -> CLBLL_L.SLICEL_X0.D5FFMUX.IN_A CLBLL_L.SLICEL_X0.D5FF.MUX.B -> CLBLL_L.SLICEL_X0.D5FFMUX.IN_B Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
This commit is contained in:
parent
90ec237f56
commit
cf64309ee3
|
|
@ -26,7 +26,7 @@ for l in f:
|
|||
# Theory: there is one bit for each mux positon
|
||||
# In each config 3 muxes are in one position, other 3 are in another
|
||||
inv = int(i == n)
|
||||
segmk.addtag(loc, "%c5FF.MUX.A" % which, def_a ^ inv)
|
||||
segmk.addtag(loc, "%c5FF.MUX.B" % which, 1 ^ def_a ^ inv)
|
||||
segmk.addtag(loc, "%c5FFMUX.IN_A" % which, def_a ^ inv)
|
||||
segmk.addtag(loc, "%c5FFMUX.IN_B" % which, 1 ^ def_a ^ inv)
|
||||
segmk.compile()
|
||||
segmk.write()
|
||||
|
|
|
|||
|
|
@ -212,7 +212,7 @@ for segname, segdata in grid["segments"].items():
|
|||
print(" loading %s segbits." % segtype)
|
||||
with db_open("segbits_%s.db" % segtype) as f:
|
||||
for line in f:
|
||||
if re.search(r"(\.[ABCD](FF|OUT)MUX\.)|(\.PRECYINIT\.)", line):
|
||||
if re.search(r"(\.[ABCD](5?FF|OUT)MUX\.)|(\.PRECYINIT\.)", line):
|
||||
add_pip_bits(line)
|
||||
else:
|
||||
add_single_bit(line)
|
||||
|
|
|
|||
Loading…
Reference in New Issue