mirror of https://github.com/openXC7/prjxray.git
gfan: tcl functions
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
This commit is contained in:
John McMaster
parent
9971c143bd
commit
c4751558c6
|
|
@ -1,79 +1,100 @@
|
||||||
create_project -force -part $::env(XRAY_PART) design design
|
|
||||||
|
|
||||||
read_verilog ../top.v
|
|
||||||
synth_design -top top
|
|
||||||
|
|
||||||
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_00) IOSTANDARD LVCMOS33" [get_ports i]
|
|
||||||
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_01) IOSTANDARD LVCMOS33" [get_ports o]
|
|
||||||
|
|
||||||
create_pblock roi
|
|
||||||
resize_pblock [get_pblocks roi] -add "$::env(XRAY_ROI)"
|
|
||||||
|
|
||||||
set_property CFGBVS VCCO [current_design]
|
|
||||||
set_property CONFIG_VOLTAGE 3.3 [current_design]
|
|
||||||
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
|
|
||||||
set_param tcl.collectionResultDisplayLimit 0
|
|
||||||
|
|
||||||
place_design
|
|
||||||
route_design
|
|
||||||
|
|
||||||
# write_checkpoint -force design.dcp
|
|
||||||
|
|
||||||
source ../../../utils/utils.tcl
|
source ../../../utils/utils.tcl
|
||||||
|
|
||||||
set fp [open "../todo.txt" r]
|
proc base_project {} {
|
||||||
set todo_lines {}
|
create_project -force -part $::env(XRAY_PART) design design
|
||||||
for {gets $fp line} {$line != ""} {gets $fp line} {
|
|
||||||
lappend todo_lines [split $line .]
|
|
||||||
}
|
|
||||||
close $fp
|
|
||||||
|
|
||||||
set int_l_tiles [randsample_list [llength $todo_lines] [filter [pblock_tiles roi] {TYPE == INT_L}]]
|
read_verilog ../top.v
|
||||||
set int_r_tiles [randsample_list [llength $todo_lines] [filter [pblock_tiles roi] {TYPE == INT_R}]]
|
synth_design -top top
|
||||||
|
|
||||||
for {set idx 0} {$idx < [llength $todo_lines]} {incr idx} {
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_00) IOSTANDARD LVCMOS33" [get_ports i]
|
||||||
set line [lindex $todo_lines $idx]
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_01) IOSTANDARD LVCMOS33" [get_ports o]
|
||||||
puts "== $idx: $line"
|
|
||||||
|
|
||||||
set tile_type [lindex $line 0]
|
create_pblock roi
|
||||||
set dst_wire [lindex $line 1]
|
resize_pblock [get_pblocks roi] -add "$::env(XRAY_ROI)"
|
||||||
set src_wire [lindex $line 2]
|
|
||||||
|
|
||||||
if {$tile_type == "INT_L"} {set tile [lindex $int_l_tiles $idx]; set other_tile [lindex $int_r_tiles $idx]}
|
set_property CFGBVS VCCO [current_design]
|
||||||
if {$tile_type == "INT_R"} {set tile [lindex $int_r_tiles $idx]; set other_tile [lindex $int_l_tiles $idx]}
|
set_property CONFIG_VOLTAGE 3.3 [current_design]
|
||||||
|
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
|
||||||
|
set_param tcl.collectionResultDisplayLimit 0
|
||||||
|
|
||||||
set driver_site [get_sites -of_objects [get_site_pins -of_objects [get_nodes -downhill \
|
place_design
|
||||||
-of_objects [get_nodes -of_objects [get_wires $other_tile/CLK*0]]]]]
|
route_design
|
||||||
|
|
||||||
set mylut [create_cell -reference LUT1 mylut_$idx]
|
|
||||||
set_property -dict "LOC $driver_site BEL A6LUT" $mylut
|
|
||||||
|
|
||||||
set mynet [create_net mynet_$idx]
|
|
||||||
connect_net -net $mynet -objects "$mylut/I0 $mylut/O"
|
|
||||||
route_via $mynet "$tile/$src_wire $tile/$dst_wire"
|
|
||||||
}
|
}
|
||||||
|
|
||||||
proc write_txtdata {filename} {
|
proc write_txtdata {filename} {
|
||||||
puts "Writing $filename."
|
puts "Writing $filename."
|
||||||
set fp [open $filename w]
|
set fp [open $filename w]
|
||||||
set all_pips [lsort -unique [get_pips -of_objects [get_nets -hierarchical]]]
|
set all_pips [lsort -unique [get_pips -of_objects [get_nets -hierarchical]]]
|
||||||
if {$all_pips != {}} {
|
if {$all_pips != {}} {
|
||||||
puts "Dumping pips."
|
puts "Dumping pips."
|
||||||
foreach tile [get_tiles [regsub -all {CLBL[LM]} [get_tiles -of_objects [get_sites -of_objects [get_pblocks roi]]] INT]] {
|
foreach tile [get_tiles [regsub -all {CLBL[LM]} [get_tiles -of_objects [get_sites -of_objects [get_pblocks roi]]] INT]] {
|
||||||
foreach pip [filter $all_pips "TILE == $tile"] {
|
foreach pip [filter $all_pips "TILE == $tile"] {
|
||||||
set src_wire [get_wires -uphill -of_objects $pip]
|
set src_wire [get_wires -uphill -of_objects $pip]
|
||||||
set dst_wire [get_wires -downhill -of_objects $pip]
|
set dst_wire [get_wires -downhill -of_objects $pip]
|
||||||
set num_pips [llength [get_nodes -uphill -of_objects [get_nodes -of_objects $dst_wire]]]
|
set num_pips [llength [get_nodes -uphill -of_objects [get_nodes -of_objects $dst_wire]]]
|
||||||
set dir_prop [get_property IS_DIRECTIONAL $pip]
|
set dir_prop [get_property IS_DIRECTIONAL $pip]
|
||||||
puts $fp "$tile $pip $src_wire $dst_wire $num_pips $dir_prop"
|
puts $fp "$tile $pip $src_wire $dst_wire $num_pips $dir_prop"
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
close $fp
|
close $fp
|
||||||
}
|
}
|
||||||
|
|
||||||
route_design
|
proc loop { line idx int_l_tile int_r_tile } {
|
||||||
write_checkpoint -force design.dcp
|
set tile_type [lindex $line 0]
|
||||||
write_bitstream -force design.bit
|
set dst_wire [lindex $line 1]
|
||||||
write_txtdata design.txt
|
set src_wire [lindex $line 2]
|
||||||
|
|
||||||
|
if {$tile_type == "INT_L"} {set tile $int_l_tile; set other_tile $int_r_tile}
|
||||||
|
if {$tile_type == "INT_R"} {set tile $int_r_tile; set other_tile $int_l_tile}
|
||||||
|
|
||||||
|
set driver_site [get_sites -of_objects [get_site_pins -of_objects [get_nodes -downhill \
|
||||||
|
-of_objects [get_nodes -of_objects [get_wires $other_tile/CLK*0]]]]]
|
||||||
|
|
||||||
|
set mylut [create_cell -reference LUT1 mylut_$idx]
|
||||||
|
set_property -dict "LOC $driver_site BEL A6LUT" $mylut
|
||||||
|
|
||||||
|
set mynet [create_net mynet_$idx]
|
||||||
|
connect_net -net $mynet -objects "$mylut/I0 $mylut/O"
|
||||||
|
# In most cases a new design will successfully route
|
||||||
|
if { [route_via_ret $mynet "$tile/$src_wire $tile/$dst_wire"] == 0 } {
|
||||||
|
puts "WARNING: failed to route $mynet"
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
proc load_todo_lines {} {
|
||||||
|
set fp [open "../todo.txt" r]
|
||||||
|
set todo_lines {}
|
||||||
|
for {gets $fp line} {$line != ""} {gets $fp line} {
|
||||||
|
lappend todo_lines [split $line .]
|
||||||
|
}
|
||||||
|
close $fp
|
||||||
|
return $todo_lines
|
||||||
|
}
|
||||||
|
|
||||||
|
proc run {} {
|
||||||
|
base_project
|
||||||
|
|
||||||
|
# write_checkpoint -force design.dcp
|
||||||
|
|
||||||
|
set todo_lines [load_todo_lines]
|
||||||
|
set int_l_tiles [randsample_list [llength $todo_lines] [filter [pblock_tiles roi] {TYPE == INT_L}]]
|
||||||
|
set int_r_tiles [randsample_list [llength $todo_lines] [filter [pblock_tiles roi] {TYPE == INT_R}]]
|
||||||
|
|
||||||
|
for {set idx 0} {$idx < [llength $todo_lines]} {incr idx} {
|
||||||
|
set line [lindex $todo_lines $idx]
|
||||||
|
puts "== $idx: $line"
|
||||||
|
set int_l_tile [lindex $int_l_tiles $idx]
|
||||||
|
set int_r_tile [lindex $int_r_tiles $idx]
|
||||||
|
loop $line $idx $int_l_tile $int_r_tile
|
||||||
|
}
|
||||||
|
|
||||||
|
route_design
|
||||||
|
write_checkpoint -force design.dcp
|
||||||
|
write_bitstream -force design.bit
|
||||||
|
write_txtdata design.txt
|
||||||
|
|
||||||
|
}
|
||||||
|
|
||||||
|
run
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue