luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

dbfixup: fix zero enums 

Signed-off-by: John McMaster <johndmcmaster@gmail.com>
This commit is contained in:
John McMaster 2018-12-17 18:14:01 -08:00
parent c4f49106b7
commit 7acefbb2bb
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
utils/dbfixup.py
View File

@ -122,11 +122,6 @@ def add_zero_bits(fn_in, fn_out, zero_db, clb_int=False, verbose=False):
line = line.strip() line = line.strip()
if line == llast: if line == llast:
continue continue
# FIXME: quick workaround
# was in mergedb.sh
# if re.match(r'.*<m.*>.*', line):
if re.match(r'.*<.*>.*', line):
continue
tag, bits, mode = util.parse_db_line(line) tag, bits, mode = util.parse_db_line(line)
assert mode not in ( assert mode not in (
@ -138,7 +133,9 @@ def add_zero_bits(fn_in, fn_out, zero_db, clb_int=False, verbose=False):
else: else:
if mode: if mode:
assert mode == "<0 candidates>", line assert mode == "<0 candidates>", line
bits = set(bits) bits = set()
else:
bits = set(bits)
""" """
This appears to be a large range of one hot interconnect bits This appears to be a large range of one hot interconnect bits
They are immediately before the first CLB real bits They are immediately before the first CLB real bits
@ -150,6 +147,10 @@ def add_zero_bits(fn_in, fn_out, zero_db, clb_int=False, verbose=False):
new_line = " ".join([tag] + sorted(bits)) new_line = " ".join([tag] + sorted(bits))
if re.match(r'.*<.*>.*', new_line):
print("Original line: %s" % line)
assert 0, "Failed to remove line mode: %s" % (new_line)
if new_line != line: if new_line != line:
changes += 1 changes += 1
new_lines.add(new_line) new_lines.add(new_line)