mirror of https://github.com/openXC7/prjxray.git
add fuzzer-071 generates ppips for dsp.
Signed-off-by: Ian Taras <itaras@isi.edu>
This commit is contained in:
parent
cb5f2a3063
commit
0a31c8c9d7
|
|
@ -90,6 +90,22 @@ proc write_bram_ppips_db {filename tile} {
|
|||
close $fp
|
||||
}
|
||||
|
||||
proc write_dsp_ppips_db {filename tile} {
|
||||
set fp [open $filename "w"]
|
||||
set tile [get_tiles $tile]
|
||||
set tile_type [get_property TILE_TYPE $tile]
|
||||
|
||||
foreach pip [get_pips -of_objects $tile] {
|
||||
set dst_wire [get_wires -downhill -of_objects $pip]
|
||||
if {[get_pips -uphill -of_objects [get_nodes -of_objects $dst_wire]] == $pip} {
|
||||
set src_wire [get_wires -uphill -of_objects $pip]
|
||||
puts $fp "${tile_type}.[regsub {.*/} $dst_wire ""].[regsub {.*/} $src_wire ""] always"
|
||||
}
|
||||
}
|
||||
|
||||
close $fp
|
||||
}
|
||||
|
||||
proc write_hclk_ppips_db {filename tile} {
|
||||
set fp [open $filename "w"]
|
||||
set tile [get_tiles $tile]
|
||||
|
|
@ -281,6 +297,7 @@ foreach tile_type {CLBLM_L CLBLM_R CLBLL_L CLBLL_R} {
|
|||
}
|
||||
|
||||
foreach tile_type {INT_L INT_R BRAM_INT_INTERFACE_L BRAM_INT_INTERFACE_R \
|
||||
DSP_INT_INTERFACE_L DSP_INT_INTERFACE_R \
|
||||
CLK_HROW_TOP_R CLK_HROW_BOT_R CLK_BUFG_TOP_R CLK_BUFG_BOT_R \
|
||||
IO_INT_INTERFACE_R IO_INT_INTERFACE_L \
|
||||
BRKH_INT HCLK_L HCLK_R HCLK_CMT \
|
||||
|
|
@ -321,6 +338,14 @@ foreach tile_type {BRAM_L BRAM_R} {
|
|||
}
|
||||
}
|
||||
|
||||
foreach tile_type {DSP_L DSP_R} {
|
||||
set tiles [get_tiles -filter "TILE_TYPE == $tile_type"]
|
||||
if {[llength $tiles] != 0} {
|
||||
set tile [lindex $tiles 0]
|
||||
write_dsp_ppips_db "ppips_[string tolower $tile_type].db" $tile
|
||||
}
|
||||
}
|
||||
|
||||
foreach tile_type {PSS0 PSS1 PSS2 PSS3 PSS4 INT_INTERFACE_PSS_L} {
|
||||
set tiles [get_tiles -filter "TILE_TYPE == $tile_type"]
|
||||
if {[llength $tiles] != 0} {
|
||||
|
|
|
|||
Loading…
Reference in New Issue