mirror of https://github.com/openXC7/prjxray.git
4 lines
57 B
Verilog
4 lines
57 B
Verilog
|
module top (input a, output y);
|
||
|
|
assign y = a;
|
||
|
|
endmodule
|