luke
/
prjxray-db
mirror of https://github.com/openXC7/prjxray-db.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Updating DB based on "clb_ram refinements" 

Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
This commit is contained in:
Tim 'mithro' Ansell 2017-12-20 23:58:44 +01:00
parent b550e48a3e
commit 42f7e89dac
4 changed files with 60 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
artix7/segbits_clbll_l.db
View File

@ -74,6 +74,9 @@ CLBLL_L.SLICEL_X0.ALUT.INIT[60] 35_01
CLBLL_L.SLICEL_X0.ALUT.INIT[61] 34_01
CLBLL_L.SLICEL_X0.ALUT.INIT[62] 35_00
CLBLL_L.SLICEL_X0.ALUT.INIT[63] 34_00
CLBLL_L.SLICEL_X0.ALUT.RAM 31_16
CLBLL_L.SLICEL_X0.ALUT.SMALL 00_04
CLBLL_L.SLICEL_X0.ALUT.SRL 30_16
CLBLL_L.SLICEL_X0.AMUX.A5Q !30_06 !30_08 !30_11 30_07
CLBLL_L.SLICEL_X0.AMUX.CY !30_07 !30_11 30_06 30_08
CLBLL_L.SLICEL_X0.AMUX.F7 !30_08 !30_11 30_06 30_07
@ -156,6 +159,9 @@ CLBLL_L.SLICEL_X0.BLUT.INIT[60] 35_17
CLBLL_L.SLICEL_X0.BLUT.INIT[61] 34_17
CLBLL_L.SLICEL_X0.BLUT.INIT[62] 35_16
CLBLL_L.SLICEL_X0.BLUT.INIT[63] 34_16
CLBLL_L.SLICEL_X0.BLUT.RAM 31_17
CLBLL_L.SLICEL_X0.BLUT.SMALL 00_24
CLBLL_L.SLICEL_X0.BLUT.SRL 30_17
CLBLL_L.SLICEL_X0.BMUX.B5Q !30_20 !30_21 !30_22 30_23
CLBLL_L.SLICEL_X0.BMUX.CY !30_20 !30_23 30_21 30_22
CLBLL_L.SLICEL_X0.BMUX.F8 !30_20 !30_21 30_22 30_23
@ -244,6 +250,9 @@ CLBLL_L.SLICEL_X0.CLUT.INIT[60] 35_33
CLBLL_L.SLICEL_X0.CLUT.INIT[61] 34_33
CLBLL_L.SLICEL_X0.CLUT.INIT[62] 35_32
CLBLL_L.SLICEL_X0.CLUT.INIT[63] 34_32
CLBLL_L.SLICEL_X0.CLUT.RAM 31_46
CLBLL_L.SLICEL_X0.CLUT.SMALL 00_28
CLBLL_L.SLICEL_X0.CLUT.SRL 30_46
CLBLL_L.SLICEL_X0.CMUX.C5Q !30_40 !30_44 !30_45 30_43
CLBLL_L.SLICEL_X0.CMUX.CY !30_43 !30_45 30_40 30_44
CLBLL_L.SLICEL_X0.CMUX.F7 !30_44 !30_45 30_40 30_43
@ -325,6 +334,9 @@ CLBLL_L.SLICEL_X0.DLUT.INIT[60] 35_49
CLBLL_L.SLICEL_X0.DLUT.INIT[61] 34_49
CLBLL_L.SLICEL_X0.DLUT.INIT[62] 35_48
CLBLL_L.SLICEL_X0.DLUT.INIT[63] 34_48
CLBLL_L.SLICEL_X0.DLUT.RAM 31_47
CLBLL_L.SLICEL_X0.DLUT.SMALL 01_59
CLBLL_L.SLICEL_X0.DLUT.SRL 30_47
CLBLL_L.SLICEL_X0.DMUX.CY !30_56 !30_57 30_51 30_52
CLBLL_L.SLICEL_X0.DMUX.D5Q !30_51 !30_52 !30_56 30_57
CLBLL_L.SLICEL_X0.DMUX.O5 !30_51 !30_57 30_52 30_56
@ -336,6 +348,9 @@ CLBLL_L.SLICEL_X0.PRECYINIT.1 00_12
CLBLL_L.SLICEL_X0.PRECYINIT.AX 30_14
CLBLL_L.SLICEL_X0.PRECYINIT.CIN 30_13
CLBLL_L.SLICEL_X0.SRUSEDMUX 01_35
CLBLL_L.SLICEL_X0.WA7USED 00_40
CLBLL_L.SLICEL_X0.WA8USED 01_27
CLBLL_L.SLICEL_X0.WEMUX.CE 01_23
CLBLL_L.SLICEL_X1.A5FF.MUX.A 31_08
CLBLL_L.SLICEL_X1.A5FF.MUX.B 31_11
CLBLL_L.SLICEL_X1.A5FF.ZINI 31_05

15
artix7/segbits_clbll_r.db
View File

@ -74,6 +74,9 @@ CLBLL_R.SLICEL_X0.ALUT.INIT[60] 35_01
CLBLL_R.SLICEL_X0.ALUT.INIT[61] 34_01
CLBLL_R.SLICEL_X0.ALUT.INIT[62] 35_00
CLBLL_R.SLICEL_X0.ALUT.INIT[63] 34_00
CLBLL_R.SLICEL_X0.ALUT.RAM 31_16
CLBLL_R.SLICEL_X0.ALUT.SMALL 00_04
CLBLL_R.SLICEL_X0.ALUT.SRL 30_16
CLBLL_R.SLICEL_X0.AMUX.A5Q !30_06 !30_08 !30_11 30_07
CLBLL_R.SLICEL_X0.AMUX.CY !30_07 !30_11 30_06 30_08
CLBLL_R.SLICEL_X0.AMUX.F7 !30_08 !30_11 30_06 30_07
@ -156,6 +159,9 @@ CLBLL_R.SLICEL_X0.BLUT.INIT[60] 35_17
CLBLL_R.SLICEL_X0.BLUT.INIT[61] 34_17
CLBLL_R.SLICEL_X0.BLUT.INIT[62] 35_16
CLBLL_R.SLICEL_X0.BLUT.INIT[63] 34_16
CLBLL_R.SLICEL_X0.BLUT.RAM 31_17
CLBLL_R.SLICEL_X0.BLUT.SMALL 00_24
CLBLL_R.SLICEL_X0.BLUT.SRL 30_17
CLBLL_R.SLICEL_X0.BMUX.B5Q !30_20 !30_21 !30_22 30_23
CLBLL_R.SLICEL_X0.BMUX.CY !30_20 !30_23 30_21 30_22
CLBLL_R.SLICEL_X0.BMUX.F8 !30_20 !30_21 30_22 30_23
@ -244,6 +250,9 @@ CLBLL_R.SLICEL_X0.CLUT.INIT[60] 35_33
CLBLL_R.SLICEL_X0.CLUT.INIT[61] 34_33
CLBLL_R.SLICEL_X0.CLUT.INIT[62] 35_32
CLBLL_R.SLICEL_X0.CLUT.INIT[63] 34_32
CLBLL_R.SLICEL_X0.CLUT.RAM 31_46
CLBLL_R.SLICEL_X0.CLUT.SMALL 00_28
CLBLL_R.SLICEL_X0.CLUT.SRL 30_46
CLBLL_R.SLICEL_X0.CMUX.C5Q !30_40 !30_44 !30_45 30_43
CLBLL_R.SLICEL_X0.CMUX.CY !30_43 !30_45 30_40 30_44
CLBLL_R.SLICEL_X0.CMUX.F7 !30_44 !30_45 30_40 30_43
@ -325,6 +334,9 @@ CLBLL_R.SLICEL_X0.DLUT.INIT[60] 35_49
CLBLL_R.SLICEL_X0.DLUT.INIT[61] 34_49
CLBLL_R.SLICEL_X0.DLUT.INIT[62] 35_48
CLBLL_R.SLICEL_X0.DLUT.INIT[63] 34_48
CLBLL_R.SLICEL_X0.DLUT.RAM 31_47
CLBLL_R.SLICEL_X0.DLUT.SMALL 01_59
CLBLL_R.SLICEL_X0.DLUT.SRL 30_47
CLBLL_R.SLICEL_X0.DMUX.CY !30_56 !30_57 30_51 30_52
CLBLL_R.SLICEL_X0.DMUX.D5Q !30_51 !30_52 !30_56 30_57
CLBLL_R.SLICEL_X0.DMUX.O5 !30_51 !30_57 30_52 30_56
@ -336,6 +348,9 @@ CLBLL_R.SLICEL_X0.PRECYINIT.1 00_12
CLBLL_R.SLICEL_X0.PRECYINIT.AX 30_14
CLBLL_R.SLICEL_X0.PRECYINIT.CIN 30_13
CLBLL_R.SLICEL_X0.SRUSEDMUX 01_35
CLBLL_R.SLICEL_X0.WA7USED 00_40
CLBLL_R.SLICEL_X0.WA8USED 01_27
CLBLL_R.SLICEL_X0.WEMUX.CE 01_23
CLBLL_R.SLICEL_X1.A5FF.MUX.A 31_08
CLBLL_R.SLICEL_X1.A5FF.MUX.B 31_11
CLBLL_R.SLICEL_X1.A5FF.ZINI 31_05

15
artix7/segbits_clblm_l.db
View File

@ -412,6 +412,9 @@ CLBLM_L.SLICEM_X0.ALUT.INIT[60] 32_01
CLBLM_L.SLICEM_X0.ALUT.INIT[61] 33_01
CLBLM_L.SLICEM_X0.ALUT.INIT[62] 32_00
CLBLM_L.SLICEM_X0.ALUT.INIT[63] 33_00
CLBLM_L.SLICEM_X0.ALUT.RAM 31_16
CLBLM_L.SLICEM_X0.ALUT.SMALL 00_04
CLBLM_L.SLICEM_X0.ALUT.SRL 30_16
CLBLM_L.SLICEM_X0.AMUX.A5Q !30_06 !30_08 !30_11 30_07
CLBLM_L.SLICEM_X0.AMUX.CY !30_07 !30_11 30_06 30_08
CLBLM_L.SLICEM_X0.AMUX.F7 !30_08 !30_11 30_06 30_07
@ -494,6 +497,9 @@ CLBLM_L.SLICEM_X0.BLUT.INIT[60] 32_17
CLBLM_L.SLICEM_X0.BLUT.INIT[61] 33_17
CLBLM_L.SLICEM_X0.BLUT.INIT[62] 32_16
CLBLM_L.SLICEM_X0.BLUT.INIT[63] 33_16
CLBLM_L.SLICEM_X0.BLUT.RAM 31_17
CLBLM_L.SLICEM_X0.BLUT.SMALL 00_24
CLBLM_L.SLICEM_X0.BLUT.SRL 30_17
CLBLM_L.SLICEM_X0.BMUX.B5Q !30_20 !30_21 !30_22 30_23
CLBLM_L.SLICEM_X0.BMUX.CY !30_20 !30_23 30_21 30_22
CLBLM_L.SLICEM_X0.BMUX.F8 !30_20 !30_21 30_22 30_23
@ -582,6 +588,9 @@ CLBLM_L.SLICEM_X0.CLUT.INIT[60] 32_33
CLBLM_L.SLICEM_X0.CLUT.INIT[61] 33_33
CLBLM_L.SLICEM_X0.CLUT.INIT[62] 32_32
CLBLM_L.SLICEM_X0.CLUT.INIT[63] 33_32
CLBLM_L.SLICEM_X0.CLUT.RAM 31_46
CLBLM_L.SLICEM_X0.CLUT.SMALL 00_28
CLBLM_L.SLICEM_X0.CLUT.SRL 30_46
CLBLM_L.SLICEM_X0.CMUX.C5Q !30_40 !30_44 !30_45 30_43
CLBLM_L.SLICEM_X0.CMUX.CY !30_43 !30_45 30_40 30_44
CLBLM_L.SLICEM_X0.CMUX.F7 !30_44 !30_45 30_40 30_43
@ -663,6 +672,9 @@ CLBLM_L.SLICEM_X0.DLUT.INIT[60] 32_49
CLBLM_L.SLICEM_X0.DLUT.INIT[61] 33_49
CLBLM_L.SLICEM_X0.DLUT.INIT[62] 32_48
CLBLM_L.SLICEM_X0.DLUT.INIT[63] 33_48
CLBLM_L.SLICEM_X0.DLUT.RAM 31_47
CLBLM_L.SLICEM_X0.DLUT.SMALL 01_59
CLBLM_L.SLICEM_X0.DLUT.SRL 30_47
CLBLM_L.SLICEM_X0.DMUX.CY !30_56 !30_57 30_51 30_52
CLBLM_L.SLICEM_X0.DMUX.D5Q !30_51 !30_52 !30_56 30_57
CLBLM_L.SLICEM_X0.DMUX.O5 !30_51 !30_57 30_52 30_56
@ -674,3 +686,6 @@ CLBLM_L.SLICEM_X0.PRECYINIT.1 00_12
CLBLM_L.SLICEM_X0.PRECYINIT.AX 30_14
CLBLM_L.SLICEM_X0.PRECYINIT.CIN 30_13
CLBLM_L.SLICEM_X0.SRUSEDMUX 01_35
CLBLM_L.SLICEM_X0.WA7USED 00_40
CLBLM_L.SLICEM_X0.WA8USED 01_27
CLBLM_L.SLICEM_X0.WEMUX.CE 01_23

15
artix7/segbits_clblm_r.db
View File

@ -412,6 +412,9 @@ CLBLM_R.SLICEM_X0.ALUT.INIT[60] 32_01
CLBLM_R.SLICEM_X0.ALUT.INIT[61] 33_01
CLBLM_R.SLICEM_X0.ALUT.INIT[62] 32_00
CLBLM_R.SLICEM_X0.ALUT.INIT[63] 33_00
CLBLM_R.SLICEM_X0.ALUT.RAM 31_16
CLBLM_R.SLICEM_X0.ALUT.SMALL 00_04
CLBLM_R.SLICEM_X0.ALUT.SRL 30_16
CLBLM_R.SLICEM_X0.AMUX.A5Q !30_06 !30_08 !30_11 30_07
CLBLM_R.SLICEM_X0.AMUX.CY !30_07 !30_11 30_06 30_08
CLBLM_R.SLICEM_X0.AMUX.F7 !30_08 !30_11 30_06 30_07
@ -494,6 +497,9 @@ CLBLM_R.SLICEM_X0.BLUT.INIT[60] 32_17
CLBLM_R.SLICEM_X0.BLUT.INIT[61] 33_17
CLBLM_R.SLICEM_X0.BLUT.INIT[62] 32_16
CLBLM_R.SLICEM_X0.BLUT.INIT[63] 33_16
CLBLM_R.SLICEM_X0.BLUT.RAM 31_17
CLBLM_R.SLICEM_X0.BLUT.SMALL 00_24
CLBLM_R.SLICEM_X0.BLUT.SRL 30_17
CLBLM_R.SLICEM_X0.BMUX.B5Q !30_20 !30_21 !30_22 30_23
CLBLM_R.SLICEM_X0.BMUX.CY !30_20 !30_23 30_21 30_22
CLBLM_R.SLICEM_X0.BMUX.F8 !30_20 !30_21 30_22 30_23
@ -582,6 +588,9 @@ CLBLM_R.SLICEM_X0.CLUT.INIT[60] 32_33
CLBLM_R.SLICEM_X0.CLUT.INIT[61] 33_33
CLBLM_R.SLICEM_X0.CLUT.INIT[62] 32_32
CLBLM_R.SLICEM_X0.CLUT.INIT[63] 33_32
CLBLM_R.SLICEM_X0.CLUT.RAM 31_46
CLBLM_R.SLICEM_X0.CLUT.SMALL 00_28
CLBLM_R.SLICEM_X0.CLUT.SRL 30_46
CLBLM_R.SLICEM_X0.CMUX.C5Q !30_40 !30_44 !30_45 30_43
CLBLM_R.SLICEM_X0.CMUX.CY !30_43 !30_45 30_40 30_44
CLBLM_R.SLICEM_X0.CMUX.F7 !30_44 !30_45 30_40 30_43
@ -663,6 +672,9 @@ CLBLM_R.SLICEM_X0.DLUT.INIT[60] 32_49
CLBLM_R.SLICEM_X0.DLUT.INIT[61] 33_49
CLBLM_R.SLICEM_X0.DLUT.INIT[62] 32_48
CLBLM_R.SLICEM_X0.DLUT.INIT[63] 33_48
CLBLM_R.SLICEM_X0.DLUT.RAM 31_47
CLBLM_R.SLICEM_X0.DLUT.SMALL 01_59
CLBLM_R.SLICEM_X0.DLUT.SRL 30_47
CLBLM_R.SLICEM_X0.DMUX.CY !30_56 !30_57 30_51 30_52
CLBLM_R.SLICEM_X0.DMUX.D5Q !30_51 !30_52 !30_56 30_57
CLBLM_R.SLICEM_X0.DMUX.O5 !30_51 !30_57 30_52 30_56
@ -674,3 +686,6 @@ CLBLM_R.SLICEM_X0.PRECYINIT.1 00_12
CLBLM_R.SLICEM_X0.PRECYINIT.AX 30_14
CLBLM_R.SLICEM_X0.PRECYINIT.CIN 30_13
CLBLM_R.SLICEM_X0.SRUSEDMUX 01_35
CLBLM_R.SLICEM_X0.WA7USED 00_40
CLBLM_R.SLICEM_X0.WA8USED 01_27
CLBLM_R.SLICEM_X0.WEMUX.CE 01_23