luke
/
prjpeppercorn
mirror of https://github.com/YosysHQ/prjpeppercorn.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
Project Peppercorn - GateMate FPGA Bitstream Documentation
107 Commits 2 Branches 11 Tags 7.3 MiB
Python 68.9%
C++ 29.8%
CMake 1.2%
Shell 0.1%
Go to file
Miodrag Milanovic 91eca20d10 Add timing information from dly files 2025-05-27 15:21:14 +02:00
docs Update readthedocs config 2024-12-04 17:19:41 +01:00
gatemate Add timing information from dly files 2025-05-27 15:21:14 +02:00
libgm Extract SERDES config 2025-04-30 09:57:28 +02:00
tools Extract SERDES config 2025-04-30 09:57:28 +02:00
.gitignore Add timing information from dly files 2025-05-27 15:21:14 +02:00
.readthedocs.yaml Update readthedocs config 2024-12-04 17:19:41 +01:00
COPYING License and README 2024-12-04 11:45:48 +01:00
README.md License and README 2024-12-04 11:45:48 +01:00
decompress.py Add timing information from dly files 2025-05-27 15:21:14 +02:00
delay.sh Add timing information from dly files 2025-05-27 15:21:14 +02:00
environment.sh Start modeling chip die 2024-12-09 10:57:04 +01:00

README.md

Project Peppercorn

GateMate FPGAs Bitstream Documentation and Tools

Credits

Code is heavily based on prjtrellis. Special thanks goes to @gatecat

License

All software (code, associated documentation, support files, etc) in the Project Peppercorn repository are licensed under the very permissive ISC Licence. A copy can be found in the COPYING file.

All new contributions must also be released under this license.