luke
/
prjpeppercorn
mirror of https://github.com/YosysHQ/prjpeppercorn.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix due to documentation error

This commit is contained in:
Miodrag Milanovic 2025-04-03 09:46:27 +02:00
parent 599b7a8c9c
commit d79df6a1e0
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
libgm/src/TileBitDatabase.cpp
View File

@ -463,10 +463,10 @@ RamBitDatabase::RamBitDatabase() : BaseBitDatabase(Die::RAM_BLOCK_SIZE * 8)
add_word_settings("RAM_cfg_inversion_b1", 20 * 8 + 1, 3);
add_word_settings("RAM_cfg_ecc_enable", 20 * 8 + 4, 2);
add_word_settings("RAM_cfg_dyn_stat_select", 20 * 8 + 6, 2);
add_word_settings("RAM_cfg_fifo_sync_enable", 21 * 8, 1);
add_word_settings("RAM_cfg_almost_empty_offset", 21 * 8 + 1, 15);
add_word_settings("RAM_cfg_fifo_async_enable", 23 * 8, 1);
add_word_settings("RAM_cfg_almost_full_offset", 23 * 8 + 1, 15);
add_word_settings("RAM_cfg_almost_empty_offset", 21 * 8, 15);
add_word_settings("RAM_cfg_fifo_sync_enable", 22 * 8 + 7, 1);
add_word_settings("RAM_cfg_almost_full_offset", 23 * 8, 15);
add_word_settings("RAM_cfg_fifo_async_enable", 24 * 8 + 7, 1);
add_word_settings("RAM_cfg_sram_delay", 25 * 8, 6);
add_word_settings("RAM_cfg_datbm_sel", 26 * 8, 4);
add_word_settings("RAM_cfg_cascade_enable", 26 * 8 + 4, 2);