luke
/
prjpeppercorn
mirror of https://github.com/YosysHQ/prjpeppercorn.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

gmpack: enable config clock for reconfiguration

This commit is contained in:
Patrick Urban 2025-10-15 19:37:33 +02:00
parent 05d8ef6a43
commit 1f3f9aad85
1 changed files with 22 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
libgm/src/Bitstream.cpp
View File

@ -58,6 +58,22 @@ static constexpr const uint8_t CFG_CPE_RESET = 0x10;
static constexpr const uint8_t CFG_FILL_RAM = 0x20; static constexpr const uint8_t CFG_FILL_RAM = 0x20;
static constexpr const uint8_t CFG_SERDES = 0x40; static constexpr const uint8_t CFG_SERDES = 0x40;
// PLL register A
static constexpr const uint8_t CFG_PLL_RST_N = 0x01;
static constexpr const uint8_t CFG_PLL_EN = 0x02;
static constexpr const uint8_t CFG_PLL_AUTN = 0x04; // only available for PLL0
static constexpr const uint8_t CFG_SET_SEL = 0x08;
static constexpr const uint8_t CFG_USR_SET = 0x10;
static constexpr const uint8_t CFG_USR_CLK_REF = 0x20;
static constexpr const uint8_t CFG_CLK_OUT_EN = 0x40;
static constexpr const uint8_t CFG_LOCK_REQ = 0x80;
// PLL register B
static constexpr const uint8_t CFG_AUTN_CT_I = 0x01; // only available for PLL0
static constexpr const uint8_t CFG_CLK180_DOUB = 0x08;
static constexpr const uint8_t CFG_CLK270_DOUB = 0x10;
static constexpr const uint8_t CFG_USR_CLK_OUT = 0x80;
static const std::vector<std::pair<std::string, uint8_t>> crc_modes = { static const std::vector<std::pair<std::string, uint8_t>> crc_modes = {
{"check", 0x00}, // Check CRC {"check", 0x00}, // Check CRC
{"ignore", 0x01}, // Ignore added CRC {"ignore", 0x01}, // Ignore added CRC
@ -1018,6 +1034,12 @@ Bitstream Bitstream::serialise_chip(const Chip &chip, const std::map<std::string
if (options.count("reconfig")) { if (options.count("reconfig")) {
cfg_stat |= CFG_RECONFIG | CFG_CPE_CFG; cfg_stat |= CFG_RECONFIG | CFG_CPE_CFG;
} }
if (options.count("bootaddr")) {
// Enable config clock
die_config[Die::STATUS_CFG_START + 2 + 2] |= CFG_PLL_AUTN;
die_config[Die::STATUS_CFG_START + 2 + 3] |= CFG_AUTN_CT_I;
}
} }
if (!die.is_serdes_cfg_empty()) { if (!die.is_serdes_cfg_empty()) {
cfg_stat |= CFG_SERDES; cfg_stat |= CFG_SERDES;