luke/openFPGALoader
1
0
Fork 0
mirror of https://github.com/trabucayre/openFPGALoader.git synced 2026-08-30 01:48:50 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
2af64e9af4a457d75aaade982121da384df3f494
openFPGALoader/spiOverJtag
T
History
Gwenhael Goavec-Merou a4ccdae7df add basys3 support
2021-04-20 21:28:14 +02:00
..
.gitignore
Support Arty S7-50
2020-08-08 11:42:38 +02:00
constr_xc7a_cpg236.xdc
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
constr_xc7a_csg324.xdc
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
constr_xc7a_fgg484.xdc
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
constr_xc7a_ftg256.xdc
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
constr_xc7a_sbg384.xdc
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
constr_xc7s_csga324.xdc
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
Makefile
add basys3 support
2021-04-20 21:28:14 +02:00
spiOverJtag_xc7a35tcpg236.bit
add basys3 support
2021-04-20 21:28:14 +02:00
spiOverJtag_xc7a35tcsg324.bit
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
spiOverJtag_xc7a35tftg256.bit
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
spiOverJtag_xc7a50tcpg236.bit
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
spiOverJtag_xc7a75tfgg484.bit
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
spiOverJtag_xc7a100tfgg484.bit
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
spiOverJtag_xc7a200tsbg484.bit
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
spiOverJtag_xc7s50csga324.bit
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +02:00
xilinx_spiOverJtag.tcl
add basys3 support
2021-04-20 21:28:14 +02:00
xilinx_spiOverJtag.vhd
add design and bitstream to access SPI through JTAG
2019-10-05 19:03:28 +02:00