mirror of
https://github.com/trabucayre/openFPGALoader.git
synced 2026-09-06 09:07:05 +02:00
esp_usb_jtag: new cable
- copy dirtyjtag to esp_usb_jtag, it compiles - copy protocol definiton, defines and private data/struct from openocd esp_usb_jtag.c - ulx3s_esp board with esp32s3 cable - esp_usb_jtag specify usb vid:pid in jtag.cpp - hardcode usb interface and endpoints - getting caps - set chip id (not applicable for fpga) - tms write done, untested - cleanup and toggle clk - 32bit counting - setting divisor (todo read base freq) - div range within 1-255 - base speed from descriptor - fix doc typo with swapped tms/tdi some cleanup but it doesn't work.
This commit is contained in:
committed by
Gwenhael Goavec-Merou
parent
bc6ba85c7f
commit
fa1d328b93
@@ -32,6 +32,7 @@
|
||||
#include "cmsisDAP.hpp"
|
||||
#endif
|
||||
#include "dirtyJtag.hpp"
|
||||
#include "esp_usb_jtag.hpp"
|
||||
#include "ch347jtag.hpp"
|
||||
#include "part.hpp"
|
||||
#ifdef ENABLE_REMOTEBITBANG
|
||||
@@ -122,6 +123,9 @@ Jtag::Jtag(const cable_t &cable, const jtag_pins_conf_t *pin_conf,
|
||||
case MODE_JLINK:
|
||||
_jtag = new Jlink(clkHZ, verbose, cable.vid, cable.pid);
|
||||
break;
|
||||
case MODE_ESP:
|
||||
_jtag = new esp_usb_jtag(clkHZ, verbose, 0x303a, 0x1001);
|
||||
break;
|
||||
case MODE_USBBLASTER:
|
||||
_jtag = new UsbBlaster(cable, firmware_path, verbose);
|
||||
break;
|
||||
|
||||
Reference in New Issue
Block a user