luke
/
openFPGALoader
mirror of https://github.com/trabucayre/openFPGALoader.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

spiOverJtag: add support for xc7k70tfbg484 

Signed-off-by: Michal Sieron <msieron@antmicro.com>
This commit is contained in:
Michal Sieron 2022-08-23 17:13:13 +02:00 committed by Tomasz Michalak
parent 1aaa1b37ac
commit d2f31860cd
5 changed files with 18 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
spiOverJtag/Makefile
View File

@ -8,7 +8,7 @@ XILINX_PARTS := xc3s500evq100 \
xc7a100tcsg324 xc7a100tfgg484 xc7a100tfgg676\ xc7a100tcsg324 xc7a100tfgg484 xc7a100tfgg676\
xc7a200tsbg484 xc7a200tfbg484 \ xc7a200tsbg484 xc7a200tfbg484 \
xc7s25csga225 xc7s25csga324 xc7s50csga324 \ xc7s25csga225 xc7s25csga324 xc7s50csga324 \
xc7k70tfbg676 \ xc7k70tfbg484 xc7k70tfbg676 \
xc7k160tffg676 \ xc7k160tffg676 \
xc7k325tffg676 xc7k325tffg900 \ xc7k325tffg676 xc7k325tffg900 \
xc7k420tffg901 \ xc7k420tffg901 \

1
spiOverJtag/build.py
View File

@ -88,6 +88,7 @@ if tool in ["ise", "vivado"]:
"xc7a100tfgg676" : "xc7a_fgg676", "xc7a100tfgg676" : "xc7a_fgg676",
"xc7a200tsbg484" : "xc7a_sbg484", "xc7a200tsbg484" : "xc7a_sbg484",
"xc7a200tfbg484" : "xc7a_fbg484", "xc7a200tfbg484" : "xc7a_fbg484",
"xc7k70tfbg484" : "xc7k_fbg484",
"xc7k70tfbg676" : "xc7k_fbg676", "xc7k70tfbg676" : "xc7k_fbg676",
"xc7k160tffg676" : "xc7k_ffg676", "xc7k160tffg676" : "xc7k_ffg676",
"xc7k325tffg676" : "xc7k_ffg676", "xc7k325tffg676" : "xc7k_ffg676",

6
spiOverJtag/constr_xc7k_fbg484.ucf Normal file
View File

@ -0,0 +1,6 @@
NET "csn" LOC = L18 | IOSTANDARD = LVCMOS33;
NET "sdi_dq0" LOC = H18 | IOSTANDARD = LVCMOS33;
NET "sdo_dq1" LOC = H19 | IOSTANDARD = LVCMOS33;
NET "wpn_dq2" LOC = G18 | IOSTANDARD = LVCMOS33;
NET "hldn_dq3" LOC = F19 | IOSTANDARD = LVCMOS33;

10
spiOverJtag/constr_xc7k_fbg484.xdc Normal file
View File

@ -0,0 +1,10 @@
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH {4} [current_design]
set_property -dict {PACKAGE_PIN L18 IOSTANDARD LVTTL} [get_ports {csn}]
set_property -dict {PACKAGE_PIN H18 IOSTANDARD LVTTL} [get_ports {sdi_dq0}]
set_property -dict {PACKAGE_PIN H19 IOSTANDARD LVTTL} [get_ports {sdo_dq1}]
set_property -dict {PACKAGE_PIN G18 IOSTANDARD LVTTL} [get_ports {wpn_dq2}]
set_property -dict {PACKAGE_PIN F19 IOSTANDARD LVTTL} [get_ports {hldn_dq3}]

BIN
spiOverJtag/spiOverJtag_xc7k70tfbg484.bit.gz Normal file
View File

Binary file not shown.