Add missing sck assignment to xilinxultrascale
This commit is contained in:
parent
3809506900
commit
bbc64b9075
|
|
@ -73,6 +73,7 @@ module spiOverJtag
|
||||||
end
|
end
|
||||||
|
|
||||||
`ifdef xilinxultrascale
|
`ifdef xilinxultrascale
|
||||||
|
assign sck = drck;
|
||||||
wire [3:0] di;
|
wire [3:0] di;
|
||||||
assign wpn_dq2 = 1'b1;
|
assign wpn_dq2 = 1'b1;
|
||||||
assign hldn_dq3 = 1'b1;
|
assign hldn_dq3 = 1'b1;
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue