Add pynq-z1 board
This commit is contained in:
parent
2a2435ecbe
commit
b70a3991cc
|
|
@ -555,6 +555,13 @@
|
||||||
Memory: OK
|
Memory: OK
|
||||||
Flash: OK
|
Flash: OK
|
||||||
|
|
||||||
|
- ID: pynq_z1
|
||||||
|
Description: PYNQ-Z1
|
||||||
|
URL: https://digilent.com/reference/programmable-logic/pynq-z1/start
|
||||||
|
FPGA: Zynq7000 xc7z020clg400
|
||||||
|
Memory: OK
|
||||||
|
Flash: NA
|
||||||
|
|
||||||
- ID: pynq_z2
|
- ID: pynq_z2
|
||||||
Description: PYNQ-Z2
|
Description: PYNQ-Z2
|
||||||
URL: https://www.tulembedded.com/FPGA/ProductsPYNQ-Z2.html
|
URL: https://www.tulembedded.com/FPGA/ProductsPYNQ-Z2.html
|
||||||
|
|
|
||||||
|
|
@ -186,6 +186,7 @@ static std::map <std::string, target_board_t> board_list = {
|
||||||
DFU_BOARD("orbtrace_dfu", "", "dfu", 0x1209, 0x3442, 1),
|
DFU_BOARD("orbtrace_dfu", "", "dfu", 0x1209, 0x3442, 1),
|
||||||
JTAG_BOARD("papilio_one", "xc3s500evq100", "papilio", 0, 0, CABLE_DEFAULT),
|
JTAG_BOARD("papilio_one", "xc3s500evq100", "papilio", 0, 0, CABLE_DEFAULT),
|
||||||
JTAG_BOARD("pipistrello", "xc6slx45csg324", "ft2232", 0, 0, CABLE_DEFAULT),
|
JTAG_BOARD("pipistrello", "xc6slx45csg324", "ft2232", 0, 0, CABLE_DEFAULT),
|
||||||
|
JTAG_BOARD("pynq_z1", "xc7z020clg400", "ft2232", 0, 0, CABLE_DEFAULT),
|
||||||
JTAG_BOARD("pynq_z2", "xc7z020clg400", "ft2232", 0, 0, CABLE_DEFAULT),
|
JTAG_BOARD("pynq_z2", "xc7z020clg400", "ft2232", 0, 0, CABLE_DEFAULT),
|
||||||
JTAG_BOARD("qmtechCyclone10", "10cl016484", "", 0, 0, CABLE_DEFAULT),
|
JTAG_BOARD("qmtechCyclone10", "10cl016484", "", 0, 0, CABLE_DEFAULT),
|
||||||
JTAG_BOARD("qmtechCycloneIV", "ep4ce1523", "", 0, 0, CABLE_DEFAULT),
|
JTAG_BOARD("qmtechCycloneIV", "ep4ce1523", "", 0, 0, CABLE_DEFAULT),
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue