luke/openFPGALoader
1
0
Fork 0
mirror of https://github.com/trabucayre/openFPGALoader.git synced 2026-08-31 10:16:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

all: propagate verify with a message when not supported

Browse Source
This commit is contained in:
Gwenhael Goavec-Merou
2021-06-25 08:58:45 +02:00
parent fe0a315456
commit 2af64e9af4
12 changed files with 40 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/main.cpp
+8 -5
View File
@@ -181,11 +181,11 @@ int main(int argc, char **argv)
if (board->manufacturer == "efinix") {
Efinix target(spi, args.bit_file, args.file_type,
board->reset_pin, board->done_pin, args.verbose);
board->reset_pin, board->done_pin, args.verify, args.verbose);
target.program(args.offset);
} else if (board->manufacturer == "lattice") {
Ice40 target(spi, args.bit_file, args.file_type,
board->reset_pin, board->done_pin, args.verbose);
board->reset_pin, board->done_pin, args.verify, args.verbose);
target.program(args.offset);
} else {
RawParser *bit = NULL;
@@ -221,6 +221,9 @@ int main(int argc, char **argv)
flash.erase_and_prog(args.offset, bit->getData(), bit->getLength()/8);
if (args.verify)
printWarn("writing verification not supported");
delete bit;
}
if (board->reset_pin)
@@ -359,13 +362,13 @@ int main(int argc, char **argv)
args.prg_type, args.fpga_part, args.verify, args.verbose);
} else if (fab == "altera") {
fpga = new Altera(jtag, args.bit_file, args.file_type,
args.verbose);
args.verify, args.verbose);
} else if (fab == "anlogic") {
fpga = new Anlogic(jtag, args.bit_file, args.file_type,
args.prg_type, args.verbose);
args.prg_type, args.verify, args.verbose);
} else if (fab == "Gowin") {
fpga = new Gowin(jtag, args.bit_file, args.file_type,
args.prg_type, args.verbose);
args.prg_type, args.verify, args.verbose);
} else if (fab == "lattice") {
fpga = new Lattice(jtag, args.bit_file, args.file_type,
args.prg_type, args.verify, args.verbose);