ngspice/test_cases
Holger Vogt 361830f0aa Replace A dvice by N device 2022-12-16 21:55:20 +01:00
..
ECL Update to device lib: device name starts with N 2022-12-16 21:55:20 +01:00
capacitor prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
cccs prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
ccvs prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
diode prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
diode_mod New and updated test cases 2022-12-16 21:55:18 +01:00
hicuml0 New and updated test cases 2022-12-16 21:55:18 +01:00
hicuml2 prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
inductor prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
multiple_devices prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
node_collapsing prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
resistor prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
test-bsimbulk device name now starts with N (instead of A). 2022-12-16 21:55:19 +01:00
test-bsimcmg BSIMCMG preliminary test cases 2022-12-16 21:55:20 +01:00
test-psp102 (non-working) PSP102 examples 2022-12-16 21:55:19 +01:00
test-psp103 Replace A dvice by N device 2022-12-16 21:55:20 +01:00
vccs prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
vcvs prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00
testing.py prototype for Verilog-A integration using OSDI and OpenVAF 2022-12-16 21:55:17 +01:00