ngspice/test_cases
Holger Vogt 37e04a0be0
Linear area transfer curves
2022-11-14 10:52:42 +01:00
..
ECL Update to device lib: device name starts with N 2022-11-14 10:52:40 +01:00
capacitor prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
cccs prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
ccvs prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
diode prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
diode_mod New and updated test cases 2022-11-14 10:52:29 +01:00
hicuml0 New and updated test cases 2022-11-14 10:52:29 +01:00
hicuml2 prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
inductor prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
multiple_devices prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
node_collapsing prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
resistor prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
test-bsimbulk device name now starts with N (instead of A). 2022-11-14 10:52:36 +01:00
test-bsimcmg BSIMCMG preliminary test cases 2022-11-14 10:52:41 +01:00
test-psp102 (non-working) PSP102 examples 2022-11-14 10:52:30 +01:00
test-psp103 Linear area transfer curves 2022-11-14 10:52:42 +01:00
vccs prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
vcvs prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00
testing.py prototype for Verilog-A integration using OSDI and OpenVAF 2022-11-14 10:51:49 +01:00