luke
/
ngspice
mirror of https://git.code.sf.net/p/ngspice/ngspice
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

example, add 'alter @m1[w]=11u' using binning and model change

This commit is contained in:
h_vogt 2012-08-05 20:06:06 +02:00
parent 11ae043c3d
commit e1df8eb739
1 changed files with 12 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
examples/measure/mos-meas-dc-control.sp
View File

@ -1,5 +1,5 @@
***** Single NMOS Transistor .measure (Id-Vd) ***
m1 d g s b nch L=0.6u W=10.0u
m1 d g s b nch L=0.6u W=9.0u
vgs g 0 3.5
vds d 0 3.5
@ -13,14 +13,23 @@ vb b 0 dc 0
.model pch.2 pmos ( version=4.4 level=54 lmin=0.1u lmax=20u wmin=10u wmax=100u )
.control
dc vds 0 3.5 0.05 vgs 0.5 3.5 0.5
dc vds 0 3.5 0.05 vgs 0.5 3.5 0.5
meas dc is_at FIND i(vs) AT=1
meas dc is_max max i(vs) from=0 to=3.5
meas dc vds_at2 when i(vs)=10m
meas dc vd_diff1 trig i(vs) val=0.005 rise=1 targ i(vs) val=0.01 rise=1
meas dc vd_diff2 trig i(vs) val=0.005 rise=1 targ i(vs) val=0.01 rise=2
*rusage all
plot i(vs)
*plot i(vs)
alter @m1[w]=11u
dc vds 0 3.5 0.05 vgs 0.5 3.5 0.5
meas dc is_at FIND i(vs) AT=1
meas dc is_max max i(vs) from=0 to=3.5
meas dc vds_at2 when i(vs)=10m
meas dc vd_diff1 trig i(vs) val=0.005 rise=1 targ i(vs) val=0.01 rise=1
meas dc vd_diff2 trig i(vs) val=0.005 rise=1 targ i(vs) val=0.01 rise=2
*rusage all
plot dc1.i(vs) i(vs)
.endc