Relaxed ABSTOL and pushed GMIN to make c7552 circuit convergence
This commit is contained in:
parent
7f5cb89ad4
commit
d2109f9e10
|
|
@ -3,7 +3,7 @@
|
||||||
* by Jingye Xu @ VLSI group, Dept of ECE, UIC
|
* by Jingye Xu @ VLSI group, Dept of ECE, UIC
|
||||||
|
|
||||||
.INCLUDE ../../technology/45nm_HP.pm
|
.INCLUDE ../../technology/45nm_HP.pm
|
||||||
.OPTIONS GMIN=1e-012 ABSTOL=1e-18 ACCT
|
.OPTIONS GMIN=1e-015 ABSTOL=1e-13 ACCT
|
||||||
|
|
||||||
* the voltage souces:
|
* the voltage souces:
|
||||||
Vdd vdd gnd DC 1.8
|
Vdd vdd gnd DC 1.8
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue