luke/ngspice
1
0
Fork 0
mirror of https://git.code.sf.net/p/ngspice/ngspice synced 2026-08-22 05:47:42 +02:00
Code Issues Packages Projects Releases Wiki Activity

prevent unitialized variables

Browse Source
This commit is contained in:
dwarning
2023-05-27 10:41:12 +02:00
committed by Holger Vogt
parent 6b85bcb805
commit 5c32a3fb9c
1 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/spicelib/devices/vbic/vbicload.c
+9 -6
View File
@@ -75,8 +75,8 @@ VBICload(GENmodel *inModel, CKTcircuit *ckt)
,Iccp_Vbci,Iccp_Vbcp,Irs,Irs_Vrs,Irs_Vrth=0.0,Qbcp,Qbcp_Vrth ,Iccp_Vbci,Iccp_Vbcp,Irs,Irs_Vrs,Irs_Vrth=0.0,Qbcp,Qbcp_Vrth
,Qbcp_Vbcp,Irth,Irth_Vrth=0.0,Ith=0.0,Ith_Vrth=0.0,Ith_Vbei=0.0,Ith_Vbci=0.0 ,Qbcp_Vbcp,Irth,Irth_Vrth=0.0,Ith=0.0,Ith_Vrth=0.0,Ith_Vbei=0.0,Ith_Vbci=0.0
,Ith_Vcei=0.0,Ith_Vbex=0.0,Ith_Vbep=0.0,Ith_Vrs=0.0,Ith_Vbcp=0.0,Ith_Vcep=0.0,Ith_Vrcx=0.0 ,Ith_Vcei=0.0,Ith_Vbex=0.0,Ith_Vbep=0.0,Ith_Vrs=0.0,Ith_Vbcp=0.0,Ith_Vcep=0.0,Ith_Vrcx=0.0
,Ith_Vrci=0.0,Ith_Vbcx=0.0,Ith_Vrbx=0.0,Ith_Vrbi=0.0,Ith_Vre=0.0,Ith_Vrbp=0.0,Qcth ,Ith_Vrci=0.0,Ith_Vbcx=0.0,Ith_Vrbx=0.0,Ith_Vrbi=0.0,Ith_Vre=0.0,Ith_Vrbp=0.0,Qcth=0.0
,Qcth_Vrth,SCALE; ,Qcth_Vrth=0.0,SCALE;
int iret; int iret;
double vce; double vce;
#ifndef PREDICTOR #ifndef PREDICTOR
@@ -714,7 +714,8 @@ VBICload(GENmodel *inModel, CKTcircuit *ckt)
here->VBICcapbcx = Qbcx_Vbcx; here->VBICcapbcx = Qbcx_Vbcx;
here->VBICcapbep = Qbep_Vbep; here->VBICcapbep = Qbep_Vbep;
here->VBICcapbcp = Qbcp_Vbcp; here->VBICcapbcp = Qbcp_Vbcp;
here->VBICcapcth = Qcth_Vrth; if (here->VBIC_selfheat)
here->VBICcapcth = Qcth_Vrth;
/* /*
* store small-signal parameters * store small-signal parameters
@@ -894,9 +895,11 @@ VBICload(GENmodel *inModel, CKTcircuit *ckt)
*(ckt->CKTstate0 + here->VBICirbx_Vrbx) = Irbx_Vrbx; *(ckt->CKTstate0 + here->VBICirbx_Vrbx) = Irbx_Vrbx;
*(ckt->CKTstate0 + here->VBICirs_Vrs) = Irs_Vrs; *(ckt->CKTstate0 + here->VBICirs_Vrs) = Irs_Vrs;
*(ckt->CKTstate0 + here->VBICire_Vre) = Ire_Vre; *(ckt->CKTstate0 + here->VBICire_Vre) = Ire_Vre;
*(ckt->CKTstate0 + here->VBICcqcth) = Icth; if (here->VBIC_selfheat)
*(ckt->CKTstate0 + here->VBICicth_Vrth) = Icth_Vrth; {
*(ckt->CKTstate0 + here->VBICcqcth) = Icth;
*(ckt->CKTstate0 + here->VBICicth_Vrth) = Icth_Vrth;
}
load: load:
/* /*
* load current excitation vector and matrix * load current excitation vector and matrix