luke
/
ngspice
mirror of https://git.code.sf.net/p/ngspice/ngspice
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Better visibility of the results

This commit is contained in:
Holger Vogt 2023-05-27 16:43:35 +02:00
parent fd24e5af7e
commit 585f13bd4a
8 changed files with 31 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
examples/TransmissionLines/ltra1_1_line.sp
View File

@ -1,6 +1,6 @@
MOSdriver -- lossy line LTRA model -- C load
m5 0 168 2 0 mn0p9 w = 18.0u l=0.9u
m6 1 168 2 1 mp1p0 w = 36.0u l=1.0u
m5 2 168 0 0 mn0p9 w = 18.0u l=0.9u
m6 2 168 1 1 mp1p0 w = 36.0u l=1.0u
CN2 2 0 0.025398e-12
CN3 3 0 0.007398e-12
o1 2 0 3 0 lline
@ -8,12 +8,13 @@ vdd 1 0 dc 5.0
VS 168 0 PULSE (0 5 15.9NS 0.2NS 0.2NS 15.8NS 32NS )
.control
TRAN 0.2N 47N 0 0.1N
rusage
plot v(2) v(3) ylimit -0.5 5
.endc
.MODEL mn0p9 NMOS VTO=0.8 KP=48U GAMMA=0.30 PHI=0.55
+LAMBDA=0.00 CGSO=0 CGDO=0 CJ=0 CJSW=0 TOX=18000N LD=0.0U
+LAMBDA=0.00 CGSO=0 CGDO=0 CJ=0 CJSW=0 TOX=18N LD=0.0U
.MODEL mp1p0 PMOS VTO=-0.8 KP=21U GAMMA=0.45 PHI=0.61
+LAMBDA=0.00 CGSO=0 CGDO=0 CJ=0 CJSW=0 TOX=18000N LD=0.0U
+LAMBDA=0.00 CGSO=0 CGDO=0 CJ=0 CJSW=0 TOX=18N LD=0.0U
.model lline ltra rel=1 r=12.45 g=0 l=8.972e-9 c=0.468e-12
+len=16 steplimit compactrel=1.0e-3 compactabs=1.0e-14
.end

2
examples/TransmissionLines/ltra1_4_line.sp
View File

@ -135,7 +135,9 @@ VS1 2 0 PULSE (0 5 15.9Ns 0.2Ns 0.2Ns 15.8Ns 32Ns)
VS2 4 0 PULSE (0 5 15.9Ns 0.2Ns 0.2Ns 15.8Ns 32Ns)
.control
option noinit
TRAN 0.1N 47.9N
rusage
plot v(5) v(6) v(7) v(8) v(9) v(10) v(11) v(12)
.endc
*

12
examples/TransmissionLines/ltra2_2_line.sp
View File

@ -1,8 +1,8 @@
MOSdriver -- 2 lossy lines LTRA model -- C load
m5 0 168 2 0 mn0p9 w = 18.0u l=0.9u
m6 1 168 2 1 mp1p0 w = 36.0u l=1.0u
m1 0 3 4 0 mn0p9 w = 18.0u l=0.9u
m2 1 3 4 1 mp1p0 w = 36.0u l=1.0u
m5 2 168 0 0 mn0p9 w = 18.0u l=0.9u
m6 2 168 1 1 mp1p0 w = 36.0u l=1.0u
m1 4 3 0 0 mn0p9 w = 18.0u l=0.9u
m2 4 3 1 1 mp1p0 w = 36.0u l=1.0u
CN2 2 0 0.025398e-12
CN3 3 0 0.007398e-12
CN4 4 0 0.025398e-12
@ -13,7 +13,9 @@ vdd 1 0 dc 5.0
VS 168 0 PULSE (0 5 15.9NS 0.2NS 0.2NS 15.8NS 32NS )
.control
TRAN 0.2N 47N 0 0.1N
plot v(2) v(3) v(4) v(5)
rusage
set xbrushwidth=3
plot v(168) v(2) v(3) v(4) v(5)
.endc
.MODEL mn0p9 NMOS VTO=0.8 KP=48U GAMMA=0.30 PHI=0.55
+LAMBDA=0.00 CGSO=0 CGDO=0 CJ=0 CJSW=0 TOX=18000N LD=0.0U

3
examples/TransmissionLines/ltra3_2_line.sp
View File

@ -84,6 +84,9 @@ VS2 268 0 PULSE (0 5 15.9N 0.2N 0.2N 15.8N 60N)
*
.control
TRAN 0.2N 47.9NS
rusage
set color0=white
set xbrushwidth=3
PLOT v(648) v(651) v(751)
.endc
*

3
examples/TransmissionLines/ltra4_1_line.sp
View File

@ -53,6 +53,9 @@ x3 3 4 10 dioload
+reltol=1e-3 abstol=1e-14
.control
tran 0.1ns 60ns
rusage
set color0=white
set xbrushwidth=3
plot v(1) v(2) v(3)
.endc

3
examples/TransmissionLines/ltra5_1_line.sp
View File

@ -60,6 +60,9 @@ x1 2 3 xonecm
tran 0.001ns 10ns 0 0.1ns
* onecm10
*tran 0.001ns 10ns 0 0.01ns
rusage
set color0=white
set xbrushwidth=3
plot v(1) v(2) v(3)
.endc

3
examples/TransmissionLines/ltra6_2_line.sp
View File

@ -75,6 +75,9 @@ rt2 5 0 50
.options acct reltol=1e-3 abstol=1e-12
.control
tran 0.1ns 60ns
rusage
*set color0=white
set xbrushwidth=3
plot v(2) v(4) v(5)
.endc

6
examples/TransmissionLines/ltra7_4_line.sp
View File

@ -106,7 +106,11 @@ x1 2 3 4 5 6 7 8 9 test
VS1 1 0 PWL(15.9NS 0.0 16.1Ns 5.0 31.9Ns 5.0 32.1Ns 0.0)
.control
TRAN 0.2NS 50NS
option noinit
TRAN 0.2NS 50NS
rusage
*set color0=white
set xbrushwidth=3
plot v(1) v(2) v(6) v(7) v(8) v(9)
.endc
*