examples for mtriode parameter
This commit is contained in:
parent
40fe11db07
commit
3b38624233
|
|
@ -0,0 +1,27 @@
|
|||
VDMOS output
|
||||
|
||||
*m1 d g s b IRFZ48Z
|
||||
m1 d g s s SQ7002K
|
||||
|
||||
m2 d g s2 s2 SQ7002K_2
|
||||
|
||||
.model IRFZ48Z VDMOS ( Rg = 1.77 Vto=4 Rd=1.85m Rs=0.0m Rb=3.75m Kp=25 Cgdmax=2.1n Cgdmin=0.05n Cgs=1.8n Cjo=0.55n Is=2.5p tt=20n mfg=International_Rectifier Vds=55 Ron=8.6m Qg=43n)
|
||||
|
||||
.MODEL SQ7002K VDMOS(KP=0.46 RS=0.8751 RG=150 VTO=1.8 rds=50Meg LAMBDA=60m CGDMAX=20p CGDMIN=2p CGS=17p TT=500n a=0.47 IS=3.25n N=1.744 RB=0.118608 m=0.348 Vj=0.23 Cjo=14pF mtriode=1 Vds=60 Ron=1 Qg=0.9n mfg=VISHAY)
|
||||
|
||||
.MODEL SQ7002K_2 VDMOS(KP=0.46 RS=0.8751 RG=150 VTO=1.8 rds=50Meg LAMBDA=60m CGDMAX=20p CGDMIN=2p CGS=17p TT=500n a=0.47 IS=3.25n N=1.744 RB=0.118608 m=0.348 Vj=0.23 Cjo=14pF mtriode=2 Vds=60 Ron=1 Qg=0.9n mfg=VISHAY)
|
||||
|
||||
vd d 0 1
|
||||
vg g 0 1
|
||||
vs s 0 0
|
||||
vs2 s2 0 0
|
||||
|
||||
.dc vd -1 7 0.05 vg 3 7 1
|
||||
|
||||
.control
|
||||
run
|
||||
plot vs#branch vs2#branch
|
||||
.endc
|
||||
|
||||
|
||||
.end
|
||||
|
|
@ -0,0 +1,26 @@
|
|||
VDMOS p channel output
|
||||
|
||||
m1 d g s s IRF7233
|
||||
.model IRF7233 VDMOS(pchan Rg=3 Rd=8m Rs=6m Vto=-1 Kp=70 Cgdmax=2n Cgdmin=.25n Cgs=3.3n Cjo=.98n Is=98p Rb=10m mfg=International_Rectifier Vds=-12 Ron=20m Qg=49n)
|
||||
|
||||
*d1 d s dmod
|
||||
*.model dmod d is=10n rs=0.1
|
||||
|
||||
m2 d g s2 s2 IRF7233_2
|
||||
.model IRF7233_2 VDMOS(pchan mtriode=2 Rg=3 Rd=8m Rs=6m Vto=-1 Kp=70 Cgdmax=2n Cgdmin=.25n Cgs=3.3n Cjo=.98n Is=98p Rb=10m mfg=International_Rectifier Vds=-12 Ron=20m Qg=49n)
|
||||
|
||||
|
||||
|
||||
vd d 0 -5
|
||||
vg g 0 -5
|
||||
vs s 0 0
|
||||
vs2 s2 0 0
|
||||
|
||||
.dc vd -12 1 0.05 vg 0 -5 -1
|
||||
|
||||
.control
|
||||
run
|
||||
plot vs#branch vs2#branch
|
||||
.endc
|
||||
|
||||
.end
|
||||
Loading…
Reference in New Issue