luke/ngspice
1
0
Fork 0
mirror of https://git.code.sf.net/p/ngspice/ngspice synced 2026-08-22 13:57:32 +02:00
Code Issues Packages Projects Releases Wiki Activity

modelcard.nmos.1, bsimcmg benchmark, 'D' is an instance parameter !

Browse Source
This commit is contained in:
rlar
2018-02-17 18:15:39 +01:00
parent bbb136bce5
commit 1f5b6e7e73
3 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
bsimcmg_benchmark_test/idvdnmos.sp
+1 -1
View File
@@ -14,7 +14,7 @@ vgs gate 0 dc=1.0
vbs bulk 0 dc=0.2 vbs bulk 0 dc=0.2
* --- Transistor --- * --- Transistor ---
m1 drain gate 0 bulk 0 nmos1 TFIN=15n L=40n NFIN=10 NRS=1 NRD=1 m1 drain gate 0 bulk 0 nmos1 TFIN=15n L=40n NFIN=10 NRS=1 NRD=1 D=40n
* --- DC Analysis --- * --- DC Analysis ---
.dc vds 0 1 0.01 vgs 0 1.0 0.1 .dc vds 0 1 0.01 vgs 0 1.0 0.1
bsimcmg_benchmark_test/idvgnmos.sp
+1 -1
View File
@@ -15,7 +15,7 @@ vbs bulk 0 dc=0
vt t 0 dc= 0 vt t 0 dc= 0
* --- Transistor --- * --- Transistor ---
m1 supply gate 0 bulk t nmos1 TFIN=15n L=30n NFIN=10 NRS=1 NRD=1 m1 supply gate 0 bulk t nmos1 TFIN=15n L=30n NFIN=10 NRS=1 NRD=1 D=40n
* --- DC Analysis --- * --- DC Analysis ---
.dc vgs -0.5 1.0 0.01 vds 0.05 1 0.95 .dc vgs -0.5 1.0 0.01 vds 0.05 1 0.95
bsimcmg_benchmark_test/modelcard.nmos.1
-1
View File
@@ -28,7 +28,6 @@
+ CIGC = 75.00m + CIGC = 75.00m
+ CIT = 0.000 + CIT = 0.000
+ CTH0 = 2.0e-5 + CTH0 = 2.0e-5
+ D = 40n
+ DELTAW = 0.000 + DELTAW = 0.000
+ DELTAWCV = 0.000 + DELTAWCV = 0.000
+ TYPE = 1.000 + TYPE = 1.000