Update some level and version entries for MOS models
This commit is contained in:
parent
73731bdf77
commit
1b4aa22d0d
21
DEVICES
21
DEVICES
|
|
@ -672,8 +672,8 @@ will be updated every time the device specific code is altered or changed to ref
|
||||||
|
|
||||||
Ver: 4.2.0 - 4.6.5
|
Ver: 4.2.0 - 4.6.5
|
||||||
Class: M
|
Class: M
|
||||||
Level: 14 & 54, version = 4.0, 4.1, 4.2, 4.3, 4.4, 4.5, 4.6
|
Level: 14 & 54, version = 4.5, 4.6, 4.7, 4.8
|
||||||
Dir: devices/bsim4 (level 4.6.5)
|
Dir: devices/bsim4 (level 4.8.0)
|
||||||
Status: o.k.
|
Status: o.k.
|
||||||
|
|
||||||
This is the actual BSIM4 model from Berkeley Device Group.
|
This is the actual BSIM4 model from Berkeley Device Group.
|
||||||
|
|
@ -689,9 +689,9 @@ will be updated every time the device specific code is altered or changed to ref
|
||||||
|
|
||||||
11.13 HiSIM2 - Hiroshima-university STARC IGFET Model
|
11.13 HiSIM2 - Hiroshima-university STARC IGFET Model
|
||||||
|
|
||||||
Ver: 2.7.0
|
Ver: 2.8.0
|
||||||
Class: M
|
Class: M
|
||||||
Level: 61, 68
|
Level: 68
|
||||||
Dir: devices/hisim2
|
Dir: devices/hisim2
|
||||||
Status: TO BE TESTED.
|
Status: TO BE TESTED.
|
||||||
|
|
||||||
|
|
@ -700,17 +700,20 @@ will be updated every time the device specific code is altered or changed to ref
|
||||||
|
|
||||||
Web site: http://home.hiroshima-u.ac.jp/usdl/HiSIM.html
|
Web site: http://home.hiroshima-u.ac.jp/usdl/HiSIM.html
|
||||||
|
|
||||||
|
Enhancements over the original model:
|
||||||
|
- Support for Multi-core processors using OpenMP
|
||||||
|
|
||||||
|
|
||||||
11.14 HiSIM_HV - Hiroshima-University STARC IGFET High Voltage Model
|
11.14 HiSIM_HV - Hiroshima-University STARC IGFET High Voltage Model
|
||||||
|
|
||||||
Ver: 1.2.3
|
Ver: 1.2.4 and 2.2
|
||||||
Class: M
|
Class: M
|
||||||
Level: 62, 73
|
Level: 73
|
||||||
Dir: devices/hisimhv
|
Dir: devices/hisimhv
|
||||||
Status: TO BE TESTED.
|
Status: TO BE TESTED.
|
||||||
|
|
||||||
This is the HiSIM_HV model available from Hiroshima University
|
This is the HiSIM_HV model version 1 and 2 available from
|
||||||
(Ultra-Small Device Engineering Laboratory)
|
Hiroshima University (Ultra-Small Device Engineering Laboratory)
|
||||||
|
|
||||||
Web site: http://home.hiroshima-u.ac.jp/usdl/HiSIM.html
|
Web site: http://home.hiroshima-u.ac.jp/usdl/HiSIM.html
|
||||||
|
|
||||||
|
|
@ -787,7 +790,7 @@ will be updated every time the device specific code is altered or changed to ref
|
||||||
|
|
||||||
Ver: 2.6
|
Ver: 2.6
|
||||||
Class: M
|
Class: M
|
||||||
Level: 61
|
Level: 60
|
||||||
Dir: devices/soi3
|
Dir: devices/soi3
|
||||||
Status: OBSOLETE
|
Status: OBSOLETE
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -416,10 +416,10 @@ char *INPdomodel(CKTcircuit *ckt, card * image, INPtables * tab)
|
||||||
default: /* placeholder; use level xxx for the next model */
|
default: /* placeholder; use level xxx for the next model */
|
||||||
#ifdef ADMS
|
#ifdef ADMS
|
||||||
err = INPmkTemp
|
err = INPmkTemp
|
||||||
("Only MOS device levels 1-6,8-10,14,44,45,49,54-58,60-62 are supported in this binary\n");
|
("Only MOS device levels 1-6,8-10,14,44,45,49,54-58,60,68,73 are supported in this binary\n");
|
||||||
#else
|
#else
|
||||||
err = INPmkTemp
|
err = INPmkTemp
|
||||||
("Only MOS device levels 1-6,8-10,14,49,54-58,60-62 are supported in this binary\n");
|
("Only MOS device levels 1-6,8-10,14,49,54-58,60,68,73 are supported in this binary\n");
|
||||||
#endif
|
#endif
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue