luke
/
ngspice
mirror of https://git.code.sf.net/p/ngspice/ngspice
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

pll: just include one of the two vco available 

(avoid a bug which has been removed only recently)
This commit is contained in:
h_vogt 2012-08-04 00:22:25 +02:00
parent a0db6f0ccd
commit 19a67fb7c5
3 changed files with 16 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
examples/xspice/pll/pll-xspice-fstep.cir
View File

@ -30,14 +30,14 @@ ainv1 d_d0 d_d1 invd1
.model invd1 d_inverter(rise_delay = 1e-10 fall_delay = 1e-10) .model invd1 d_inverter(rise_delay = 1e-10 fall_delay = 1e-10)
* vco * vco
.include vco_sub.cir
.include vco_sub_new.cir
* buf: analog out * buf: analog out
* d_digout: digital out * d_digout: digital out
* cont: analog control voltage * cont: analog control voltage
* dd: analog supply voltage * dd: analog supply voltage
xvco buf d_digout cont dd d_osc_vco *.include vco_sub.cir
*xvco buf d_digout cont dd ro_vco *xvco buf d_digout cont dd ro_vco
.include vco_sub_new.cir
xvco buf d_digout cont dd d_osc_vco
* digital divider * digital divider
adiv1 d_digout d_divout divider adiv1 d_digout d_divout divider

6
examples/xspice/pll/pll-xspice.cir
View File

@ -28,14 +28,14 @@ ainv1 d_d0 d_d1 invd1
.model invd1 d_inverter(rise_delay = 1e-10 fall_delay = 1e-10) .model invd1 d_inverter(rise_delay = 1e-10 fall_delay = 1e-10)
* vco * vco
.include vco_sub.cir
.include vco_sub_new.cir
* buf: analog out * buf: analog out
* d_digout: digital out * d_digout: digital out
* cont: analog control voltage * cont: analog control voltage
* dd: analog supply voltage * dd: analog supply voltage
xvco buf d_digout cont dd d_osc_vco *.include vco_sub.cir
*xvco buf d_digout cont dd ro_vco *xvco buf d_digout cont dd ro_vco
.include vco_sub_new.cir
xvco buf d_digout cont dd d_osc_vco
* digital divider * digital divider
adiv1 d_digout d_divout divider adiv1 d_digout d_divout divider

15
examples/xspice/pll/test_vco.cir
View File

@ -7,13 +7,18 @@
.param vcc=3.3 .param vcc=3.3
.csparam simtime=500n .csparam simtime=500n
.include vco_sub.cir
.include vco_sub_new.cir
vdd dd 0 dc 'vcc' vdd dd 0 dc 'vcc'
vco cont 0 dc 2.5 vco cont 0 dc 2.5
*xvco buf digout cont dd ro_vco ; ring oscillator vco
xvco buf digout cont dd d_osc_vco ; code model d_osc vco * vco
* buf: analog out
* d_digout: digital out
* cont: analog control voltage
* dd: analog supply voltage
*.include vco_sub.cir
*xvco buf d_digout cont dd ro_vco
.include vco_sub_new.cir
xvco buf d_digout cont dd d_osc_vco
.option noacct .option noacct