| .. |
|
examples
|
himbaechel: Switch default back to router1 for now
|
2023-11-17 09:09:59 +01:00 |
|
gen
|
xilinx: Add LUT route-thru pips (#1703)
|
2026-04-20 11:47:38 +02:00 |
|
meta@491aefcc15
|
xilinx: Add MMCM support
|
2026-02-21 20:17:34 +01:00 |
|
CMakeLists.txt
|
xilinx: Use proper xray-db device family subfolder (#1680)
|
2026-04-01 11:10:07 +02:00 |
|
cells.cc
|
himbaechel: Adding a xilinx uarch for xc7 with prjxray
|
2023-11-14 17:12:09 +01:00 |
|
constids.inc
|
xilinx: Derive clock constraints through PLLs
|
2026-03-24 14:08:37 +01:00 |
|
extra_data.h
|
himbaechel: Adding a xilinx uarch for xc7 with prjxray
|
2023-11-14 17:12:09 +01:00 |
|
fasm.cc
|
Merge 83a2430d19 into 8f6cab0fc8
|
2026-08-05 23:50:18 +01:00 |
|
mmcm_tables.cc
|
run clangformat
|
2026-02-25 11:18:14 +01:00 |
|
pack.cc
|
xilinx: Improve LUT/CARRY->FF packing (#1683)
|
2026-04-01 11:22:00 +02:00 |
|
pack.h
|
xilinx: Better use global clocking resources
|
2026-04-09 13:37:52 +02:00 |
|
pack_carry.cc
|
xilinx: clean up some compiler warnings
|
2026-08-04 10:51:04 +02:00 |
|
pack_clocking.cc
|
xilinx: Use clock router for MMCMs too
|
2026-04-09 14:22:06 +02:00 |
|
pack_dram.cc
|
xilinx: Fix RAM256X1S packing
|
2026-02-21 20:17:34 +01:00 |
|
pack_dsp_xc7.cc
|
xilinx: Fix BRAM placement, clangformat
|
2024-09-27 16:24:47 +02:00 |
|
pack_io.cc
|
xilinx: clean up some compiler warnings
|
2026-08-04 10:51:04 +02:00 |
|
pins.cc
|
himbaechel: Adding a xilinx uarch for xc7 with prjxray
|
2023-11-14 17:12:09 +01:00 |
|
pins.h
|
himbaechel: Adding a xilinx uarch for xc7 with prjxray
|
2023-11-14 17:12:09 +01:00 |
|
xdc.cc
|
Improve file open error messages (#1700)
|
2026-04-19 16:41:47 +02:00 |
|
xilinx.cc
|
xilinx: Better model how LUTs pack for static
|
2026-05-06 11:27:52 +02:00 |
|
xilinx.h
|
xilinx: Make router2 default
|
2026-08-04 14:52:44 +02:00 |
|
xilinx_place.cc
|
xilinx: Improve LUT/CARRY->FF packing (#1683)
|
2026-04-01 11:22:00 +02:00 |
cb1bca4e95