mirror of https://github.com/YosysHQ/nextpnr.git
39f020b033
Use loop enumeration of PIPs instead of direct name construction for the upper and lower ends of the segment wire. Also do not allow clock wires for segments. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> |
||
|---|---|---|
| .. | ||
| CMakeLists.txt | ||
| constids.inc | ||
| cst.cc | ||
| cst.h | ||
| globals.cc | ||
| globals.h | ||
| gowin.cc | ||
| gowin.h | ||
| gowin_arch_gen.py | ||
| gowin_utils.cc | ||
| gowin_utils.h | ||
| pack.cc | ||
| pack.h | ||