mirror of https://github.com/YosysHQ/nextpnr.git
2e68962a02
Uses the information of the special input pins for the PLL in the current chip. If such pins are involved, no routing is performed and information about the use of implicit wires is passed to the packer. The RESET and RESET_P inputs are now also disabled if they are connected to VSS/VCC. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> |
||
|---|---|---|
| .. | ||
| CMakeLists.txt | ||
| arch.cc | ||
| arch.h | ||
| arch_pybindings.cc | ||
| arch_pybindings.h | ||
| archdefs.h | ||
| cells.cc | ||
| cells.h | ||
| constids.inc | ||
| cst.cc | ||
| cst.h | ||
| family.cmake | ||
| gfx.cc | ||
| gfx.h | ||
| globals.cc | ||
| globals.h | ||
| main.cc | ||
| pack.cc | ||