nextpnr/himbaechel/uarch/gatemate
Lofty 1178707d70 gatemate: input register packing 2025-12-09 13:22:07 +00:00
..
gen Bump gatemate chip database 2025-11-10 12:05:33 +01:00
tests himbaechel: add uarch specific options parsing (#1582) 2025-10-21 14:41:53 +02:00
CMakeLists.txt gatemate: add iopath delays (#1537) 2025-08-22 11:07:34 +02:00
bitstream.cc gatemate: use CPE bridge (#1538) 2025-09-02 18:00:01 +02:00
ccf.cc gatemate: additional region handling (#1583) 2025-10-21 13:47:07 +02:00
cells.cc gatemate: support multiple clock distribution strategies (#1574) 2025-10-15 15:33:21 +02:00
config.cc gatemate: use CPE bridge (#1538) 2025-09-02 18:00:01 +02:00
config.h gatemate: use CPE bridge (#1538) 2025-09-02 18:00:01 +02:00
constids.inc gatemate: additional region handling (#1583) 2025-10-21 13:47:07 +02:00
delay.cc gatemate: additional region handling (#1583) 2025-10-21 13:47:07 +02:00
extra_data.h gatemate: cleanup of PLL and BUFG (#1562) 2025-09-30 13:00:02 +02:00
gatemate.cc himbaechel: add uarch specific options parsing (#1582) 2025-10-21 14:41:53 +02:00
gatemate.h himbaechel: add uarch specific options parsing (#1582) 2025-10-21 14:41:53 +02:00
gatemate_util.h gatemate: optimizations and cleanups (#1517) 2025-07-17 08:50:24 +02:00
gfx.cc Use improved CPE model (#1503) 2025-07-07 10:14:48 +02:00
gfxids.inc Gatemate FPGA initial support (#1473) 2025-04-22 16:41:01 +02:00
pack.cc himbaechel: add uarch specific options parsing (#1582) 2025-10-21 14:41:53 +02:00
pack.h gatemate: additional region handling (#1583) 2025-10-21 13:47:07 +02:00
pack_bram.cc gatemate: cleanup of PLL and BUFG (#1562) 2025-09-30 13:00:02 +02:00
pack_clocking.cc gatemate: properly name timing and operational mode (#1587) 2025-10-21 13:46:34 +02:00
pack_cpe.cc gatemate: additional region handling (#1583) 2025-10-21 13:47:07 +02:00
pack_io.cc gatemate: handle default parameters for IO (#1595) 2025-10-28 08:16:02 +01:00
pack_mult.cc gatemate: input register packing 2025-12-09 13:22:07 +00:00
pack_serdes.cc gatemate: fix SERDES CDR parameters (#1596) 2025-10-28 09:49:55 +01:00
pll.cc gatemate: fix SER_CLK wiring from CLKIN to PLL (#1523) 2025-07-29 11:26:49 +02:00
route_clock.cc gatemate: Include and use connection timing data (#1559) 2025-09-30 09:13:29 +02:00
route_mult.cc gatemate: Include and use connection timing data (#1559) 2025-09-30 09:13:29 +02:00