luke
/
nextpnr
mirror of https://github.com/YosysHQ/nextpnr.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
nextpnr/fpga_interchange/examples/tests/wire/wire.v

6 lines
57 B
Verilog
Raw Permalink Blame History

module top(input i, output o);
assign o = i;
endmodule
Reference in New Issue View Git Blame Copy Permalink