mirror of https://github.com/YosysHQ/nextpnr.git
59874188a6
This won't affect Python-built arches significantly; but will be useful for the future 'viaduct' functionality where generic routing graphs can be built on the C++ side; too. Signed-off-by: gatecat <gatecat@ds0.me> |
||
|---|---|---|
| .. | ||
| .gitignore | ||
| README.md | ||
| __init__.py | ||
| bitstream.py | ||
| blinky.v | ||
| blinky_tb.v | ||
| simple.py | ||
| simple.sh | ||
| simple_config.py | ||
| simple_timing.py | ||
| simtest.sh | ||
| write_fasm.py | ||
README.md
Generic Architecture Example
This contains a simple, artificial, example of the nextpnr generic API.
-
simple.py procedurally generates a simple FPGA architecture with IO at the edges, logic slices in all other tiles, and interconnect only between adjacent tiles
-
simple_timing.py annotates cells with timing data (this is a separate script that must be run after packing)
-
write_fasm.py uses the nextpnr Python API to write a FASM file for a design
-
bitstream.py uses write_fasm.py to create a FASM ("FPGA assembly") file for the place-and-routed design
-
Run simple.sh to build an example design on the FPGA above