luke
/
nextpnr
mirror of https://github.com/YosysHQ/nextpnr.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add option to skip bridges

This commit is contained in:
Miodrag Milanovic 2026-01-27 13:27:15 +01:00
parent 2472b0d38e
commit cc2dfa8749
2 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
himbaechel/uarch/gatemate/gatemate.cc
View File

@ -46,6 +46,7 @@ po::options_description GateMateImpl::getUArchOptions()
"multi-die clock placement strategy (mirror, full or clk1)");
specific.add_options()("force_die", po::value<std::string>(), "force specific die (example 1A,1B...)");
specific.add_options()("no-clk-cp", "do not use CP lines for CLK and EN");
specific.add_options()("no-bridges", "do not use CPE in bridge mode");
return specific;
}
@ -116,6 +117,7 @@ void GateMateImpl::init_database(Arch *arch)
: "");
arch->set_speed_grade(speed_grade);
use_cp_for_clk = args.options.count("no-clk-cp") == 0;
use_bridges = args.options.count("no-bridges") == 0;
}
void GateMateImpl::init(Context *ctx)
@ -369,6 +371,9 @@ bool GateMateImpl::checkPipAvail(PipId pip) const
if (extra_data.value == 1 && IdString(extra_data.name).in(id_C_CLKSEL, id_C_ENSEL))
return false;
}
if (!use_bridges && extra_data.type == PipExtra::PIP_EXTRA_MUX && IdString(extra_data.name)==ctx->id("CPE.C_SN")) {
return false;
}
if (extra_data.type == PipExtra::PIP_EXTRA_MUX && (extra_data.block != 0)) {
if (pip_mask[pip.tile] & extra_data.block) {
// printf("blocking %s - > %s at

1
himbaechel/uarch/gatemate/gatemate.h
View File

@ -150,6 +150,7 @@ struct GateMateImpl : HimbaechelAPI
dict<IdString, int> ram_signal_clk;
IdString forced_die;
bool use_cp_for_clk;
bool use_bridges;
};
NEXTPNR_NAMESPACE_END