luke
/
nextpnr
mirror of https://github.com/YosysHQ/nextpnr.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

move rewire code

This commit is contained in:
Miodrag Milanovic 2025-09-17 09:28:53 +02:00
parent 03c4dde797
commit 38a7c3315b
1 changed files with 18 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
himbaechel/uarch/gatemate/pack_clocking.cc
View File

@ -217,8 +217,25 @@ void GateMatePacker::pack_bufg()
for (int i = 0; i < 4; i++) { for (int i = 0; i < 4; i++) {
if (pll[i]) { if (pll[i]) {
NetInfo *feedback_net = pll[i]->getPort(id_CLK_FEEDBACK); CellInfo &ci = *pll[i];
NetInfo *clk = ci.getPort(id_CLK_REF);
int die = uarch->tile_extra_data(pll[i]->bel.tile)->die; int die = uarch->tile_extra_data(pll[i]->bel.tile)->die;
if (clk) {
if (clk->driver.cell) {
auto pad_info = uarch->bel_to_pad[clk->driver.cell->bel];
clkin[die]->params[ctx->idf("REF%d", i)] = Property(pad_info->flags - 1, 3);
clkin[die]->params[ctx->idf("REF%d_INV", i)] = Property(Property::State::S0);
ci.movePortTo(id_CLK_REF, clkin[die], ctx->idf("CLK%d", pad_info->flags - 1));
} else {
// SER_CLK
clkin[die]->params[ctx->idf("REF%d", i)] = Property(0b100, 3);
clkin[die]->params[ctx->idf("REF%d_INV", i)] = Property(Property::State::S0);
ci.movePortTo(id_CLK_REF, clkin[die], id_SER_CLK);
}
clkin[die]->connectPorts(ctx->idf("CLK_REF%d", i), &ci, id_CLK_REF);
}
NetInfo *feedback_net = pll[i]->getPort(id_CLK_FEEDBACK);
if (feedback_net) { if (feedback_net) {
if (!global_signals.count(feedback_net)) { if (!global_signals.count(feedback_net)) {
pll[i]->movePortTo(id_CLK_FEEDBACK, glbout[die], ctx->idf("USR_FB%d", i)); pll[i]->movePortTo(id_CLK_FEEDBACK, glbout[die], ctx->idf("USR_FB%d", i));
@ -369,20 +386,13 @@ void GateMatePacker::pack_pll()
auto pad_info = uarch->bel_to_pad[clk->driver.cell->bel]; auto pad_info = uarch->bel_to_pad[clk->driver.cell->bel];
if (pad_info->flags == 0) if (pad_info->flags == 0)
log_error("CLK_REF must be driven with CLK dedicated pin.\n"); log_error("CLK_REF must be driven with CLK dedicated pin.\n");
clkin[die]->params[ctx->idf("REF%d", pll_index[die])] = Property(pad_info->flags - 1, 3);
clkin[die]->params[ctx->idf("REF%d_INV", pll_index[die])] = Property(Property::State::S0);
ci.movePortTo(id_CLK_REF, clkin[die], ctx->idf("CLK%d", pad_info->flags - 1));
} else { } else {
// SER_CLK // SER_CLK
if (clk != net_SER_CLK) if (clk != net_SER_CLK)
log_error("CLK_REF connected to uknown pin.\n"); log_error("CLK_REF connected to uknown pin.\n");
clkin[die]->params[ctx->idf("REF%d", pll_index[die])] = Property(0b100, 3);
clkin[die]->params[ctx->idf("REF%d_INV", pll_index[die])] = Property(Property::State::S0);
ci.movePortTo(id_CLK_REF, clkin[die], id_SER_CLK);
} }
if (clk->clkconstr) if (clk->clkconstr)
period = clk->clkconstr->period.minDelay(); period = clk->clkconstr->period.minDelay();
clkin[die]->connectPorts(ctx->idf("CLK_REF%d", pll_index[die]), &ci, id_CLK_REF);
} }
clk = ci.getPort(id_USR_CLK_REF); clk = ci.getPort(id_USR_CLK_REF);