Fix signal routing

This commit is contained in:
Miodrag Milanovic 2025-06-30 08:38:26 +02:00
parent ee2a5781d8
commit 0e76ff312c
1 changed files with 3 additions and 0 deletions

View File

@ -205,6 +205,9 @@ void GateMatePacker::pack_bufg()
// SER_CLK
clkin[die]->params[ctx->idf("REF%d", i)] = Property(0b100, 3);
clkin[die]->params[ctx->idf("REF%d_INV", i)] = Property(Property::State::S0);
NetInfo *conn = ctx->createNet(ci.name);
clkin[die]->connectPort(ctx->idf("CLK_REF%d", i), conn);
glbout[die]->connectPort(ctx->idf("CLK_REF_OUT%d", i), conn);
}
ci.movePortTo(id_O, glbout[die], ctx->idf("GLB%d", i));