mirror of https://github.com/YosysHQ/nextpnr.git
nexus: Add mapping for IDDRX2
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
parent
452e75bad6
commit
02d57cfaa1
|
|
@ -584,6 +584,8 @@ X(RXDATA7)
|
|||
X(RXDATA8)
|
||||
X(RXDATA9)
|
||||
|
||||
X(WORDALIGN)
|
||||
|
||||
X(INDD)
|
||||
X(DOUT)
|
||||
X(TOUT)
|
||||
|
|
|
|||
|
|
@ -1315,6 +1315,19 @@ struct NexusPacker
|
|||
iol_rules[id_ODDRX2].port_xform[id_D2] = id_TXDATA2;
|
||||
iol_rules[id_ODDRX2].port_xform[id_D3] = id_TXDATA3;
|
||||
|
||||
iol_rules[id_IDDRX2].new_type = id_IOLOGIC;
|
||||
iol_rules[id_IDDRX2].set_params.emplace_back(id_MODE, std::string("IDDRXN"));
|
||||
iol_rules[id_IDDRX2].set_params.emplace_back(ctx->id("IDDRXN.DDRMODE"), std::string("IDDRX2"));
|
||||
iol_rules[id_IDDRX2].port_xform[id_ECLK] = id_ECLK;
|
||||
iol_rules[id_IDDRX2].port_xform[id_SCLK] = id_SCLKIN;
|
||||
iol_rules[id_IDDRX2].port_xform[id_RST] = id_LSRIN;
|
||||
iol_rules[id_IDDRX2].port_xform[id_ALIGNWD] = id_WORDALIGN;
|
||||
iol_rules[id_IDDRX2].port_xform[id_D] = id_DI;
|
||||
iol_rules[id_IDDRX2].port_xform[id_Q0] = id_RXDATA6;
|
||||
iol_rules[id_IDDRX2].port_xform[id_Q1] = id_RXDATA7;
|
||||
iol_rules[id_IDDRX2].port_xform[id_Q2] = id_RXDATA8;
|
||||
iol_rules[id_IDDRX2].port_xform[id_Q3] = id_RXDATA9;
|
||||
|
||||
generic_xform(iol_rules, true);
|
||||
}
|
||||
|
||||
|
|
|
|||
|
|
@ -230,16 +230,15 @@ static const dict<IdString, Arch::CellPinsData> base_cell_pin_data = {
|
|||
|
||||
}},
|
||||
{id_IOLOGIC,
|
||||
{
|
||||
{id_SCLKIN, PINSTYLE_IOL_CLK}, {id_SCLKOUT, PINSTYLE_IOL_CLK}, {id_LSRIN, PINSTYLE_IOL_CELSR},
|
||||
{id_LSROUT, PINSTYLE_IOL_CELSR}, {id_CEIN, PINSTYLE_IOL_CELSR}, {id_CEOUT, PINSTYLE_IOL_CELSR},
|
||||
{id_TXDATA0, PINSTYLE_CIB}, {id_TXDATA1, PINSTYLE_CIB}, {id_TXDATA2, PINSTYLE_CIB},
|
||||
{id_TXDATA3, PINSTYLE_CIB}, {id_TXDATA4, PINSTYLE_CIB}, {id_TXDATA5, PINSTYLE_CIB},
|
||||
{id_TXDATA6, PINSTYLE_CIB}, {id_TXDATA7, PINSTYLE_CIB}, {id_TXDATA8, PINSTYLE_CIB},
|
||||
{id_TXDATA9, PINSTYLE_CIB},
|
||||
{{id_SCLKIN, PINSTYLE_IOL_CLK}, {id_SCLKOUT, PINSTYLE_IOL_CLK}, {id_LSRIN, PINSTYLE_IOL_CELSR},
|
||||
{id_LSROUT, PINSTYLE_IOL_CELSR}, {id_CEIN, PINSTYLE_IOL_CELSR}, {id_CEOUT, PINSTYLE_IOL_CELSR},
|
||||
{id_TXDATA0, PINSTYLE_CIB}, {id_TXDATA1, PINSTYLE_CIB}, {id_TXDATA2, PINSTYLE_CIB},
|
||||
{id_TXDATA3, PINSTYLE_CIB}, {id_TXDATA4, PINSTYLE_CIB}, {id_TXDATA5, PINSTYLE_CIB},
|
||||
{id_TXDATA6, PINSTYLE_CIB}, {id_TXDATA7, PINSTYLE_CIB}, {id_TXDATA8, PINSTYLE_CIB},
|
||||
{id_TXDATA9, PINSTYLE_CIB},
|
||||
|
||||
{id_TSDATA0, PINSTYLE_CIB}, {id_TSDATA1, PINSTYLE_CIB}, {id_TSDATA2, PINSTYLE_CIB},
|
||||
{id_TSDATA3, PINSTYLE_CIB},
|
||||
{id_TSDATA0, PINSTYLE_CIB}, {id_TSDATA1, PINSTYLE_CIB}, {id_TSDATA2, PINSTYLE_CIB},
|
||||
{id_TSDATA3, PINSTYLE_CIB}, {id_WORDALIGN, PINSTYLE_CIB}
|
||||
|
||||
}},
|
||||
{id_CONFIG_MULTIBOOT_CORE,
|
||||
|
|
|
|||
Loading…
Reference in New Issue