mirror of https://github.com/YosysHQ/nextpnr.git
23 lines
374 B
Coq
23 lines
374 B
Coq
|
module top (
|
||
|
|
input wire clk,
|
||
|
|
|
||
|
|
input wire rx,
|
||
|
|
output wire tx,
|
||
|
|
|
||
|
|
input wire [15:0] sw,
|
||
|
|
output wire [15:0] led
|
||
|
|
);
|
||
|
|
RAM128X1D ram_i (
|
||
|
|
.WCLK(clk),
|
||
|
|
.A(sw[6:0]),
|
||
|
|
.DPRA(sw[13:7]),
|
||
|
|
.WE(sw[14]),
|
||
|
|
.D(sw[15]),
|
||
|
|
.SPO(led[0]),
|
||
|
|
.DPO(led[1]),
|
||
|
|
);
|
||
|
|
|
||
|
|
assign led[15:2] = 14'b0;
|
||
|
|
assign tx = rx;
|
||
|
|
endmodule
|