mirror of
https://github.com/RTimothyEdwards/netgen.git
synced 2026-08-28 17:05:45 +02:00
Tim Edwards
515fccc633
in an "include" statement in either SPICE or verilog. Modified pin matching behavior to force cells in both netlists to be marked as black-box entries if either one is marked as a black-box entry (this may not be needed, but shouldn't do any harm, either).
2 lines
8 B
Plaintext
2 lines
8 B
Plaintext
1.5.143
|