mirror of
https://github.com/RTimothyEdwards/netgen.git
synced 2026-08-30 09:48:57 +02:00
some problems stemming from comparing a case-sensitive netlist
against a case-insensitive one. Verilog netlist reading does
not yet have support for macros other than "`include", and it
does not yet have support for bit vectors constructed with
braces ({}).